

COMP 122



Rev 2-22-22

ASSEMBLY Programming/ISA ARM

Dr Jeff Drobman

website drjeffsoftware.com/classroom.html

email <u>jeffrey.drobman@csun.edu</u>




ARM Index



- **♦** ARM History → slide 3
- **♦** ARM CPU Models → slide 12
- **♦** ARM OS's → slide 54
- ❖ISA \rightarrow slide 58
- ❖SDK/IDE: ARMsim → slide 78
- ♦ Assembly → slide 92
- ❖Instruction Set → slide 131
- ♦ Website: coranac → slide 137
- ❖ARM Ref Man Intro → slide 144
- ❖ARM RM Instr Set → slide 159







Legend

CPU design


Company

The Acorn Archimedes is a family of personal computers designed by Acorn Computers of Cambridge, England. The systems were based on Acorn's own ARM architecture processors and the proprietary operating systems Arthur and RISC OS. The first models were introduced in 198









Arm (previously officially written all caps as ARM and usually written as such today), previously Advanced RISC Machine, originally Acorn RISC Machine, is a family of reduced instruction set computing (RISC) architectures for computer processors, configured for various environments. Arm Holdings develops the architecture and licenses it to other companies, who design their own products that implement one of those architectures—including systems-on-chips (SoC) and systems-on-modules (SoM) that incorporate memory, interfaces, radios, etc. It also designs cores that implement this instruction set and licenses these designs to a number of companies that incorporate those core designs into their own products.

Processors that have a RISC architecture typically require fewer transistors than those with a complex instruction set computing (CISC) architecture (such as the x86 processors found in most personal computers), which improves cost, power consumption, and heat dissipation. These characteristics are desirable for light, portable, battery-powered devices—including smartphones, laptops and tablet computers, and other embedded systems^{[3][4][5]}—but are also useful for servers and desktops to some degree. For supercomputers, which consume large amounts of electricity, Arm is also a power-efficient solution.^[6]





ARM

1990 joint venture

Cambridge-based Arm Ltd was founded in 1990 as a joint venture between Apple, Acorn Computers and VLSI Technology. It designs software and semiconductors – components of electrical circuits that are used to manage the flow of current.

It is not just the UK's largest tech company but a genuine global powerhouse that has, in the space of 30 years, grown into a \$40bn (£31bn) business with more than 6,000 employees.

What's so great about it?

Its semiconductor chips are the building blocks of a string of consumer favourites. Apple uses them in its iPhone, iPad and Apple Watch products, but you'll also find Arm chips in the Playstation Vita and Nintendo DS and Wii gaming devices and Garmin satnavs, as well as Sony Ericsson and Samsung Galaxy phones. Its chips are increasingly used in the rapidly-expanding web of connected devices known as the "internet of things".





ARM architecture

From Wikipedia, the free encyclopedia

Acorn RISC Machine

Name [edit]

The acronym ARM was first used in 1983 and originally stood for "Acorn RISC Machine". Acorn Computers' first RISC processor was used in the original Acorn Archimedes and was one of the first RISC processors used in small computers. However, when the company was incorporated in 1990, what 'ARM' stood for changed to "Advanced RISC Machines", in light of the company's name "Advanced RISC Machines Ltd." – and according to an interview with Steve Furber the name change was also at the behest of Apple, which did not wish to have the name of a former competitor – namely Acorn – in the name of the company. At the time of the IPO in 1998, the company name was changed to "ARM Holdings", [18] often just called ARM like the processors.

On 1 August 2017, the styling and logo were changed. The logo is now all lowercase ('arm') and other uses of the name are in sentence case ('Arm') except where the whole sentence is upper case, so, for instance, it became 'Arm Holdings', [19] and since only Arm Ltd.

Founding [edit]

The company was founded in November 1990 as **Advanced RISC Machines Ltd** and structured as a joint venture between Acorn Computers, Apple, and VLSI Technology. Acorn provided 12 employees, VLSI provided tools, Apple provided \$3 million investment. [20][21] Larry Tesler, Apple VP was a key person and the first CEO at the joint venture. [22][23] The new company intended to further the development of the Acorn RISC Machine processor, which was originally used in the Acorn Archimedes and had been selected by Apple for its Newton project. Its first profitable year was 1993. The company's Silicon Valley and Tokyo offices were opened in 1994. ARM invested in Palmchip Corporation in 1997 to provide system on chip platforms and to enter into the disk drive market. [24][25] In 1998, the company changed its name from *Advanced RISC Machines Ltd* to *ARM Ltd*. [26] The company was first listed on the London Stock Exchange and NASDAQ in 1998[27] and by February 1999, Apple's shareholding had fallen to 14.8%. [28]

In 2010, ARM joined with IBM, Texas Instruments, Samsung, ST-Ericsson (since dissolved) and Freescale Semiconductor (now NXP Semiconductors) in forming a non-profit open source engineering company, Linaro.^[29]





ARM architecture

From Wikipedia, the free encyclopedia

Advanced RISC Machines Ltd. – ARM6 [edit]

In the late 1980s, Apple Computer and VLSI Technology started working with Acorn on newer versions of the ARM core. In 1990, Acorn spun off the design team into a new company named Advanced RISC Machines Ltd., [43][44][45] which became ARM Ltd. when its parent company, Arm Holdings plc, floated on the London Stock Exchange and NASDAQ in 1998. [46] The new Apple-ARM work would eventually evolve into the ARM6, first released in early 1992. Apple used the ARM6-based ARM610 as the basis for their Apple Newton PDA.

There have been several generations of the ARM design. The original ARM1 used a 32-bit internal structure but had a 26-bit address space that limited it to 64 MB of main memory. This limitation was removed in the ARMv3 series, which has a 32-bit address space, and several additional generations up to ARMv7 remained 32-bit. Released in 2011, the ARMv8-A architecture added support for a 64-bit address space and 64-bit arithmetic with its new 32-bit fixed-length instruction set.^[3] Arm Ltd. has also released a series of additional instruction sets for different rules; the "Thumb" extension adds both 32- and 16-bit instructions for improved code density, while Jazelle added instructions for directly handling Java bytecodes, and more recently, JavaScript. More recent changes include the addition of simultaneous multithreading (SMT) for improved performance or fault tolerance.^[4]





ARM architecture

From Wikipedia, the free encyclopedia

UCB Prof David Patterson

Design concepts [edit]

The original Berkeley RISC designs were in some sense teaching systems, not designed specifically for outright performance. To its basic register-heavy concept, ARM added a number of the well-received design notes of the 6502. Primary among them was the ability to quickly serve interrupts, which allowed the machines to offer reasonable input/output performance without any additional external hardware. To offer similar high-performance interrupts as the 6502, the ARM design limited its physical address space to 24 bits with 4-byte word addressing, so 26 bits with byte addressing, or 64 MB. As all ARM instructions are aligned on word boundaries, so that an instruction address is a word address, the program counter (PC) thus only needed to be 24 bits. This 24-bit size allowed the PC to be stored along with eight processor flags in a single 32-bit register. That meant that on the reception of an interrupt, the entire machine state could be saved in a single operation, whereas had the PC been a full 32-bit value, it would require separate operations to store the PC and the status flags.^[30]

Another change, and among the most important in terms of practical real-world performance, was the modification of the instruction set to take advantage of page mode DRAM. Recently introduced, page mode allowed subsequent accesses of memory to run twice as fast if they were roughly in the same location, or "page". Berkeley's design did not consider page mode, and treated all memory equally. The ARM design added special vector-like memory access instructions, the "S-cycles", that could be used to fill or save multiple registers in a single page using page mode. This doubled memory performance when they could be used and was especially important for graphics performance.^[31]

The Berkeley RISC designs used register windows to reduce the number of register saves and restores performed in procedure calls; the ARM design did not adopt this.

Wilson developed the instruction set, writing a simulation of the processor in BBC BASIC that ran on a BBC Micro with a second 6502 processor.^{[32][33]} This convinced Acorn engineers they were on the right track. Wilson approached Acorn's CEO, Hermann Hauser, and requested more resources. Hauser gave his approval and assembled a small team to design the actual processor based on Wilson's ISA.^[34] The official Acorn RISC Machine project started in October 1983.



AN ARM AND

A LEG

BIOTECH

BOOST

Nvidia Buys ARM



INTO THE CLOSE

MARKET



NVIDIA TO BUY ARM HOLDINGS FOR \$40B

WANNA BET?



Nvidia Buys ARM



\$40B

COMP122

What will be the ramifications on ARM's business if NVIDIA acquires ARM from SoftBank?



Jeff Drobman · just now

Lecturer at California State University, Northridge (2016-present)

my guess is that the DOJ will lay a heavy hand (or arm) on this deal: permitting it only if Nvidia agrees to an "arm's-length" (puns intended) management. Nvidia will likely have to agree to continue licensing its many core designs and ISA's, especially ARMv7 and ARMv8.

Actually the UK equiv

➤ Japanese conglomerate Softbank bought ARM Holdings in 2016 for \$32B

What does Nvidia say?

Nvidia boss Huang has sought to allay such fears, promising to keep the Arm brand and expand its Cambridge HQ.

"We will expand on this great site and build a world-class artificial intelligence research facility, supporting developments in healthcare, life sciences, robotics, self-driving cars and other fields," he said.

ΑI



Nvidia + ARM



NORTHRIDGE INVICIA T MINIVI







ARM CPU Models


- Timeline of models
- ❖ Apple A series (A12-15)
- New models
 - CPU: Cortex A-78
 - GPU: Mali
 - NPU: Ethos



ARM 1 Die Sim



http://visual6502.org/sim/varm/armgl.html



Mousewheel or Z,X keys: zoom Left-drag: rotate W,A,S,D: pan



cycle:77 phi2:0 A:00000050 D:0f000000 r r15(pc):00000034 (USR) nzcvifss r0:0f000000 Hz: 3.7

phi1 phi2 ale abe dbe abrt irq firq
1 0 1 1 1 0 1 1
reset seq m0 m1 bw rw opc mreq tran
0 0 1 1 1 1 1 0 0

r15 (pc) r14 (link) r13 r12 00000034 ffffffff ffffffff ffffffff r11 r10 r9 r8 ffffffff ffffffff ffffffff ffffffff r7 r6 r5 r4 ffffffff ffffffff ffffffff ffffffff r2 r3r1r0 00000050 00000009 0000000f 0f000000 r14_svc r13_svc 00000028 ffffffff r14_irq r13_irq r10_fiq ffffffff ffffffff ffffffff r14 fiq r13 fiq r12 fiq r11 fiq ffffffff fffffff ffffffff ffffffff

Downloads complete, version 019
© <u>Visual6502.org</u>
ARM1 geometry provided under EULA with <u>ARM</u>





ARM CPUs

CPU	Fam	ily
		/

X Cortex-A

Supreme performance at optimal power

Cortex-R

Reliable mission-critical performance

Cortex-M

Powering the most energy-efficient embedded devices

8/16-bit **MCU**

Cortex-A:

❖ A5

❖ A7

***** A9

❖ A15

♦ A17

❖ A32

❖ A34

❖ A35

4 A53

♦ A55

♦ A57

❖ A65

❖ A65AE

❖ A72

❖ A73

❖ A75

❖ A76AE

❖ A76

❖ A77



ARM64/ARMv8





AArch64 or ARM64 is the 64-bit extension of the ARM architecture.



ARM vs x86 re RISC





Jerry Coffin

7h ago

ARM is a RINO: RISC In Name Only. It's not really significantly more RISC than modern x86, and less "RISC" than (for one obvious example) the PDP-11.

Windows NT started out on MIPS, and was later ported to x86, PowerPC, and Alpha. Much more recently, Microsoft ported Windows to ARM. So no, MIPS, Alph ... (more)









Jeff Drobman <

Just now

biggest feature of RISC is single-cycle instruction execution, with scalable clock frequency due to deep pipelining, next comes a large set of general registers, which x86 never had. the more registers, the less need for D-cache. ARM has these qualities, even though ARMv7 was a bit too complex with all instructions being conditional (leaves pipeline bubbles). MIPS has essentially evolved into RISC V under Prof. Patterson.



ARM Cores 7-11 Timeline



ARM core timeline [edit]

The following table lists each core by the year it was announced. [89][90] Cores before ARM7 aren't included in this table.

Year			Classic c	Cortex cores				
	ARM7	ARM8	ARM9	ARM10	ARM11	Microcontroller	Real-time	Applica (32-b
1993	ARM700							
1994	ARM710 ARM7DI ARM7TDMI							
1995	ARM710a							
1996		ARM810						
1997	ARM710T ARM720T ARM740T							
1998			ARM9TDMI ARM940T					
1999			ARM9E-S ARM966E-S					
2000			ARM920T ARM922T ARM946E-S	ARM1020T				
2001	ARM7TDMI-S ARM7EJ-S		ARM9EJ-S ARM926EJ-S	ARM1020E ARM1022E				
2002				ARM1026EJ-S	ARM1136J(F)-S			
2003			ARM968E-S		ARM1156T2(F)-S ARM1176JZ(F)-S			
2004						Cortex-M3		



ARM Cores 7-11 Timeline



2005			ARM11MPCore			Cortex-A8		
2006	AF	RM996HS						
2007				Cortex-M1		Cortex-A9		
2008								
2009				Cortex-M0		Cortex-A5		
2010				Cortex-M4(F)		Cortex-A15		
2011					Cortex-R4 Cortex-R5 Cortex-R7	Cortex-A7		
2012				Cortex-M0+			Cortex-A53 Cortex-A57	
2013						Cortex-A12		
2014				Cortex-M7(F)		Cortex-A17		
2015							Cortex-A35 Cortex-A72	
2016				Cortex-M23 Cortex-M33(F)	Cortex-R8 Cortex-R52	Cortex-A32	Cortex-A73	
2017							Cortex-A55 Cortex-A75	
2018				Cortex-M35P(F)			Cortex-A65AE Cortex-A76 Cortex-A76AE	
2019							Cortex-A77	Neoverse E1 Neoverse N1
2020				Cortex-M55(F)	Cortex-R82		Cortex-A78 Cortex-X1 ^[91]	



ARM Timeline (v1-7)



ISA	Core	Cores			
Architecture \$	bit- + width	Arm Holdings \$	Third-party \$		
Armv1	32	ARM1			
Armv2	32	ARM2, Arm250, ARM3	Amber, STORM Open Soft Core ^[47]		
Armv3	32	ARM6, ARM7			
Armv4	32	Arm8	StrongARM, FA526, ZAP Open Source Processor Core		
Armv4T	32	ARM7TDMI, ARM9TDMI, SecurCore SC100			
Armv5TE	32	ARM7EJ, ARM9E, ARM10E	XScale, FA626TE, Feroceon, PJ1/Mohawk		
Armv6	32	ARM11			
Armv6-M	32	Arm Cortex-M0, ARM Cortex-M0+, ARM Cortex-M1, SecurCore SC000			
Armv7-M	32	Arm Cortex-M3, SecurCore SC300			
Armv7E-M	32	Arm Cortex-M4, ARM Cortex-M7			
Armv8-M	32	Arm Cortex-M23, ^[49] Arm Cortex-M33 ^[50]			
Armv7-R	32	ARM Cortex-R4, ARM Cortex-R5, ARM Cortex-R7, ARM Cortex-R8			
Armv8-R	32	ARM Cortex-R52			
Armv7-A	32	ARM Cortex-A5, ARM Cortex-A7, ARM Cortex-A8, ARM Cortex-A9, ARM Cortex-A12, ARM Cortex-A15, ARM Cortex-A17	Qualcomm Scorpion/Krait, PJ4/Sheeva, Apple Swift		



ARM Timeline (v8)



ARMv8-A	32	ARM Cortex-A32 ^[54]	
	64/32	ARM Cortex-A35, ^[55] ARM Cortex-A53, ARM Cortex-A57, ^[56] ARM Cortex-A72, ^[57] ARM Cortex-A73 ^[58]	X-Gene, Nvidia Denver 1/2, Cavium ThunderX, AMD K12, Apple Cyclone (A7)/Typhoon (A8, A8X)/Twister (A9, A9X)/Hurricane+Zephyr (A10, A10X), Qualcomm Kryo, Samsung M1/M2 ("Mongoose") /M3 ("Meerkat")
	64	ARM Cortex-A34 ^[65]	
ARMv8.1-A	64/32	TBA	Cavium ThunderX2
	64/32	ARM Cortex-A55, ^[67] ARM Cortex-A75, ^[68] ARM Cortex-A76, ^[69] ARM Cortex-A77, ARM Cortex-A78, ARM Cortex-X1, ARM Neoverse N1	Nvidia Carmel, Samsung M4 ("Cheetah"), Fujitsu A64FX (ARMv8 SVE 512-bit)
ARMv8.2-A	64	ARM Cortex-A65, ARM Neoverse E1 with simultaneous multithreading (SMT), ARM Cortex-A65AE ^[73] (also having e.g. ARMv8.4 Dot Product; made for safety critical tasks such as advanced driver-assistance systems (ADAS))	Apple Monsoon+Mistral (A11) (September 2017)
	64/32	TBA	
ARMv8.3-A	64	ТВА	Apple Vortex+Tempest (A12, A12X, A12Z), Marvell ThunderX3 (v8.3+) ^[74]
ADM:04 A	64/32	TBA	
ARMv8.4-A	64	TBA	Apple Lightning+Thunder (A13)
ARMv8.5-A	64/32	ТВА	
ARMv8.6-A	64	TBA	Apple Firestorm+Icestorm (A14, M1)



ARM 3rd Party SoC



		I			7
X-Gene (Applied Micro)	ARMv8-A	X-Gene	64-bit, quad issue, SMP, 64 cores ^[81]	Cache, MMU, virtualization	3 GHz (4.2 DMIPS/MHz per core)
Denver (Nvidia)	ARMv8-A	Denver ^{[82][83]}	2 cores. AArch64, 7-wide superscalar, in-order, dynamic code optimization, 128 MB optimization cache, Denver1: 28nm, Denver2:16nm	128 KB I-cache / 64 KB D-cache	Up to 2.5 GHz
Carmel (Nvidia)	ARMv8.2-A	Carmel ^{[84][85]}	2 cores. AArch64, 10-wide superscalar, in-order, dynamic code optimization, ? MB optimization cache, functional safety, dual execution, parity & ECC	? KB I-cache / ? KB D-cache	Up to ? GHz
ThunderX (Cavium)	ARMv8-A	ThunderX	64-bit, with two models with 8–16 or 24–48 cores (x2 w/two chips)	?	Up to 2.2 GHz
K12 (AMD)	ARMv8-A	K12 ^[86]	?	?	?
	ARMv8-A	M1/M2 ("Mongoose") ^[87]	4 cores. AArch64, 4-wide, quad-issue, superscalar, out-of- order	64 KB I-cache / 32 KB D-cache, L2: 16- way shared 2 MB	5.1 DMIPS/MHz (2.6 GHz)
Exynos (Samsung)	ARMv8-A	M3 ("Meerkat")[88]	4 cores, AArch64, 6-decode, 6-issue, 6-wide. superscalar, out-of-order	64 KB I-cache / 32 KB D-cache, L2: 8-way private 512 KB, L3: 16-way shared 4 MB	?
	ARMv8.2-A	M4 ("Cheetah")	2 cores, AArch64, 6-decode, 6-issue, 6-wide. superscalar, out-of-order	64 KB I-cache / 32 KB D-cache, L2: 8-way private 512 KB, L3: 16-way shared 4 MB	?



CALIFORNIA STATE UNIVERSITY NORTHRIDGE ARM Soc — Apple, Qualcomm COMP122

	ARMv7-A	Scorpion ^[71]	1 or 2 cores. ARM / Thumb / Thumb-2 / DSP / SIMD / VFPv3 FPU / NEON (128-bit wide)	256 KB L2 per core	2.1 DMIPS/MHz per core
Snapdragon (Qualcomm)	ARIVIV7-A	Krait ^[71]	1, 2, or 4 cores. ARM / Thumb / Thumb-2 / DSP / SIMD / VFPv4 FPU / NEON (128-bit wide)	4 KB / 4 KB L0, 16 KB / 16 KB L1, 512 KB L2 per core	3.3 DMIPS/MHz per core
	ARMv8-A	Kryo ^[72]	4 cores.	?	Up to 2.2 GHz (6.3 DMIPS/MHz)
	ARMv7-A	Swift ^[73]	2 cores. ARM / Thumb / Thumb-2 / DSP / SIMD / VFPv4 FPU / NEON	L1: 32 KB / 32 KB, L2: 1 MB	3.5 DMIPS/MHz per core
	ARMv8-A	Cyclone ^[74]	2 cores. ARM / Thumb / Thumb-2 / DSP / SIMD / VFPv4 FPU / NEON / TrustZone / AArch64. Out-of-order, superscalar.	L1: 64 KB / 64 KB, L2: 1 MB, L3: 4 MB	1.3 or 1.4 GHz
Ax (Apple)	ARMv8-A	Typhoon ^{[74][75]}	2 or 3 cores. ARM / Thumb / Thumb-2 / DSP / SIMD / VFPv4 FPU / NEON / TrustZone / AArch64	L1: 64 KB / 64 KB, L2: 1 MB or 2 MB, L3: 4 MB	1.4 or 1.5 GHz
	ARMv8-A	Twister ^[76]	2 cores. ARM / Thumb / Thumb-2 / DSP / SIMD / VFPv4 FPU / NEON / TrustZone / AArch64	L1: 64 KB / 64 KB, L2: 2 MB, L3: 4 MB or 0 MB	1.85 or 2.26 GHz
	ARMv8.1-A	Hurricane and Zephyr ^[77]	Hurricane: 2 or 3 cores. AArch64, 6-decode, 6-issue, 9-wide, superscalar, out-of-order Zephyr: 2 or 3 cores. AArch64.	L1: 64 KB / 64 KB, L2: 3 MB or 8 MB, L3: 4 MB or 0 MB	2.34 or 2.38 GHz
	ARMv8.2-A	Monsoon and Mistral ^[78]	Monsoon: 2 cores. AArch64, 7-decode, ?-issue, 11-wide, superscalar, out-of-order Mistral: 4 cores. AArch64, out-of-order, superscalar. Based on Swift.	L1I: 128 KB, L1D: 64 KB, L2: 8 MB, L3: 4 MB	2.39 GHz
	ARMv8.3-A	Vortex and Tempest ^[79]	Vortex: 2 or 4 cores. AArch64, 7-decode, ?-issue, 11-wide, superscalar, out-of-order Tempest: 4 cores. AArch64, 3-decode, out-of-order, superscalar. Based on Swift.	L1: 128 KB / 128 KB, L2: 8 MB, L3: 8 MB	2.5 GHz
	ARMv8.4-A	Lightning and Thunder ^[80]	Lightning: 2 cores. AArch64, 7-decode, ?-issue, 11-wide, superscalar, out-of-order Thunder: 4 cores. AArch64, out-of-order, superscalar.	L1: 128 KB / 128 KB, L2: 8 MB, L3: 16 MB	2.66 GHz







Cortex-A75

First DynamlQ-based high performance CPU

- Flexible architecture provides a broad ecosystem of support
- Executes up to three instructions in parallel per clock cycle
- Broad market use covers smartphones, servers, automotive applications and more

Cortex-A73

Most power-efficient processor in the Cortex-A family

- Increased power efficiency of up to 30 percent over predecessors
- Smallest Armv8-A processor
- Designed for mobile and consumer applications

Cortex-A72

Fast processing improves the efficiency of mobile applications

- Advanced branch predictor reduces wasted energy consumption
- Gain significant advantages in reduced memory requirements
- Suitable for implementation in an Arm big.LITTLE configuration





Features and Benefits

High Compute Density

Gain significant advantages in reduced memory requirements and maximizing the use of on-chip Flash memory with advanced code density.



Advanced Branch Predictor

Drastically improve prediction accuracy with a sophisticated new algorithm, which reduces wasted energy consumption from executing down an incorrect code path.

Infrastructure Compatibility

Develop more advanced networking and storage applications by harnessing the full error-correcting code cache and 44-bit addressing up to 16TB.











Processing Architecture for Power Efficiency and Performance

Arm big.LITTLE technology is a heterogeneous processing architecture that uses two types of processor. "LITTLE" processors are designed for maximum power efficiency while "big" processors are designed to provide maximum compute performance. With two dedicated processors, the big.LITTLE solution is able to adjust to the dynamic usage pattern for smartphones, tablets and other devices. Big.LITTLE adjusts to periods of high-processing intensity, such as those seen in mobile gaming and web browsing, alternate with typically longer periods of low-processing intensity tasks such as texting, e-mail and audio, and quiescent periods during complex apps.

The performance demanded from users of current smartphones and tablets is increasing at a much faster rate than the capacity of batteries or power savings from advances in semiconductor process. At the same time, users are demanding longer battery life within roughly the same form factor. This conflicting set of demands requires innovations in mobile SoC design beyond what process technology and traditional power management techniques can deliver.

Armv8

- High-performance CPU (big): Cortex-A73, Cortex-A75, Cortex-A76
- High-efficiency CPU (LITTLE): Cortex-A53, Cortex-A55





Features and Benefits

Heterogenous Solution

Arm big.LITTLE processing takes advantage of the variation smart devices require in performance by combining two very different processors together in a single SoC.

Maximum Performance

The big processor is designed for maximum performance within the mobile power budget.

Optimal Energyeffiency

The smaller processor is designed for optimal efficiency and is capable of addressing all but the most intense periods of work.





Typical Processor Combinations

Arm Cortex-A series processor combinations that meet big.LITTLE requirements are shown below

Armv8

- High-performance CPU (big): Cortex-A73, Cortex-A75, Cortex-A76
- High-efficiency CPU (LITTLE): Cortex-A53, Cortex-A55





















Yowan Rajcoomar, Computer Technician (2008-present)



Answered 7h ago

The 'Efficiency' cores can also be considered as high end since they are superscalar out of order designs with speculative execution unlike ARM's reference efficiency cores like the Cortex-A53 and A55.

In fact, they're as complex as ARM's older high end A75 cores. Quoting AnandTech:

What we didn't cover in more detail in the M1 piece was the new small efficiency cores. The Icestorm design is actually a quite major leap for Apple as it sees the introduction of a third integer ALU pipeline, and a full second FP/SIMD pipeline, vastly increasing the execution capabilities of this core. At this point it would be wrong to call it a "small" core anymore as it now essentially matches the big core designs from Arm from a few years ago, being similar in complexity as an A75.

Emphasis mine.

And that's not only it. Apple's efficiency cores also manage to offer performance levels comparable to ARM's Cortex-A76 while being more efficient than the A55.



Architecture



COMP122

Hennessy & Patterson —

Figure 4.11.1: Specification of the ARM Cortex-A53 and the Intel Core i7 920 (COD Figure 4.72).


Processor	ARM A53	Intel Core i7 920
Market	Personal Mobile Device	Server, Cloud
Thermal design power	100 milliWatts (1 core @ 1 GHz)	130 Watts
Clock rate	1.5 GHz	2.66 GHz
Cores/Chip	4 (configurable)	4
Floating point?	Yes	Yes
Multiple Issue?	Dynamic	Dynamic
Peak instructions/clock cycle	2	4
Pipeline Stages	8	14
Pipeline schedule	Static In-order	Dynamic Out-of-order with Speculation
Branch prediction	Hybrid	2-level
1st level caches/core	16-64 KiB I, 16-64 KiB D	32 KiB I, 32 KiB D
2nd level cache/core	128–2048 KiB (shared)	256 KiB (per core)
3rd level cache (shared)	(platform dependent)	2-8 MiB



Hardware-ARM SoC

DR JEFF © Jeff Drobman 2016-2022

Hennessy & Patterson





ARM M Series



MCU

ARM Cortex-M Product Line




Debug


Access

ARM® Cortex®-M0+ Nested Vectored Wake Up Interrupt Interrupt Controller Controller Interface ARM® Cortex®-M0 Wake Up Interrupt Nested Vectored CPU Interrupt Controller Controller Interface Data Memory CPU Watchpoint Protection Unit Breakpoint Data AHB-lite Low Latency Debug Micro Trace Watchpoint AHB-lite Interface I/O Interface Buffer Access Interface Breakpoint Lowest power Outstanding energy efficiency


> Lowest cost Low power




Performance efficiency Feature rich connectivity



Digital Signal Control Processor with DSP Accelerated SIMD Floating point









ARM M Series



MCU

ARM Cortex-M Instruction Set Architecture

Cortex-M4

Cortex-M3

Cortex-M0/M0+





ARM M Series – MO



COMP122


MCU

Details on the Plastic M0

In Arm's press release, the company states that the Plastic M0 design has 128 bytes of RAM and 456 bytes of ROM, while also supporting a 32-bit Arm microarchitecture.

Inside the research paper published at Nature, we get fine-grained details.

The processor is built with a polyimide substrate and is formed through thin-film metal-oxide transistors, such as IGZO TFTs. This means that this is still technically a photolithography process, using spin-coating and photoresist techniques, ending up with the processor having 13 material layers and 4 routable metal layers. However as TFT designs have been widespread since the use of IGZO displays, the cost of production is still quite low.





ARM M Series



COMP122

MCU :

Plastic	Arm: the Plastic M0	CO
Process Node	FlexIC 800nm n-type IGZO TFT 200nm polyimide wafer	NMOS
Die Size	59.2 mm2 (core only) (7.536 mm x 7.856 mm)	
Thickness	under 30 micron	
ISA	ARMv6-M 16-bit Thumb + subset of 32-bit	
Frequency	20-29 kilohertz	
Power	21 milliWatts	
Pin Count	28 pins	
Material Layers	13 layers	
Routable Metal Layers	4 layers	
Devices	56340 39157 n-type TFT + 17183 resisto	rs



ARM M Series



MCU

Thin-film transistor


From Wikipedia, the free encyclopedia

This article is about TFT technology. For thin-film-transistor liquid-crystal display, see TFT LCD.

A **thin-film transistor** (**TFT**) is a special type of metal—oxide—semiconductor field-effect transistor (MOSFET)^[1] made by depositing thin films of an active semiconductor layer as well as the dielectric layer and metallic contacts over a supporting (but non-conducting) substrate. A common substrate is glass, because the primary application of TFTs is in liquid-crystal displays (LCDs). This differs from the conventional bulk MOSFET transistor,^[1] where the semiconductor material typically *is* the

substrate, such as a silicon wafer.

MOSFET on Glass or Plastic






A5 CPU on iPad2



COMP122

Hennessy & Patterson —


The logic board of Apple iPad 2 in the previous figure. The photo highlights five integrated circuits. The large integrated circuit in the middle is the Apple A5 chip, which contains dual ARM processor cores that run at 1 GHz as well as 512 MB of main memory inside the package. The next figure shows a photograph of the processor chip inside the A5 package. The similar-sized chip to the left is the 32GB flash memory chip for non-volatile storage. There is an empty space between the two chips where a second flash chip can be installed to double storage capacity of the iPad. The chips to the right of the A5 include power controller and I/O controller chips. (Courtesy iFixit, www.ifixit.com)





Apple ARM A Series








Apple A13





In Steve Jobs Studio, Apple launched three new iPhones - iPhone 11, iPhone 11 Pro and iPhone 11 Pro Max. All these three new iPhones are based on the new Apple A13 Bionic chipset. The company launched this SoC with these iPhones. The A13 Bionic is a successor of last year's A12 Bionic SoC. The last year's A12 Bionic is ahead of Snapdragon 855 in terms of performance. According to the company, Apple A12 Bionic is at least two years ahead of other Android smartphones in the race for fast processors. After all, what is new in the A13 Bionic that makes iPhones so powerful? Don't worry, here we (more)



Apple A13





The A13 is a new multi-core architecture designed by Apple with **8.5B** transistors manufactured at TSMC (**7nm** EUV) -- extremely state-of-the-art. It contains a large number of **ARM** ISA cores: **8 CPU + 7 GPU + 8 NPU + 2 MCU**. All cores are Apple designed (ARM 64-bit v8 ISA is licensed).

It includes a **Neural engine** (8x NPU) with machine learning (core ML 3 at 6x faster matrix multiply) – which sets it apart from Intel chips without GPU's or an NPU. The GPU's can perform 1 trillion operations per second (1 Tflops=1000 Gflops), and the NPU may hit 5 Tflops. It has extreme power management as well (so good for portables and mobile).






Apple ARM A12/13 SoC



This is a block diagram of the Apple A12X with 10 billion transistors. Of that amount, only 25% is dedicated to the two CPU clusters:

- ❖ 8 CPU❖ 7 GPU
- ♣ 1 NPU
- ❖ 2 MCU





Apple ARM A12/13 SoC















3 Answers



Matthew J. Stott, Senior Systems & Mac Engineer (1996-present)

Answered Sep 30



It's called a SoC - System on Chip. It means the CPU package includes a lot more than just the CPU cores. What's changed with the A13 is even more power management abilities to shut off unused parts of the A13 but also right down to individual transistors as well. It is the most advanced power management in use right now. It is responsible for the excellent battery life of the 11, 11 Pro, 11 Pro Max iPhones. Yes, they increased the battery capacity a bit at the same time but that is just improved battery engineering.

Add to Yowan's A12X the Image Processing Core, a couple of Machine Learning accelerator cores and a bit less on the GPU with the A13 Bionic SoC. It is expected there will be an A13X for upgrade iPad Pros coming soon.



Apple A13 v Snapdragon 855



Quora post

And I think iPhones are going to be more power-efficient than Snapdragon 855 powered Android Phones. If you are asking about CPU, then the A13 Bionic is based on 64-bit Fusion Architecture. It is a Hexa-Core CPU with 2 Performance cores and 4 Efficiency cores. And it consumes 40% less power than the A12 Bionic. Coming to 855 Snapdragon, both Snapdragon 855 and 855 Plus is an ARM 64-bit SoC with Kryo 485 Octa-Core CPU. And it has Three CPU Clusters: 1 Cortex-A76 Prime Core, 3 Cortex-A76 Performance Cores and 4 Cortex-A55 Efficiency Cores. From these it seems Snapdragon 855 will definitely be a strong competitor for the Apple A13 Bionic Chip.

Moreover, while talking about GPU, for Apple, it is an Apple-designed Quad Core GPU and Snapdragon 855 has Adreno 640 GPU. And I don't think the Snapdragon will beat the performance of Apple's A13 bionic chip.



New ARM Models



Explore More Mobile Products





Addresses the performance, power and cost requirements across all smartphone markets.



Mali-GPU

Provides the ultimate user experience for entertainment and visual applications across a wide range of smartphone devices.



Ethos-NPU

Enables new features, enhances user experiences, and delivers innovative ML-based applications on smartphones.



New ARM Models



New Arm IP Offers the Perfect Balance of Performance and Efficiency

Our latest mobile solution delivers performance and efficiency gains for new and improved digital immersion experiences in the 5G era.

Cortex-A78

The fourth-generation premium CPU based on DynamIQ technology drives innovation in mobile computing with up to 20% performance improvement on previous device generations.

Mali-G78

Second-generation premium
GPU based on the Mali
Valhall architecture delivers
15% improvements in
performance and efficiency
for graphic-intensive
applications.

Ethos-N78

Second-generation, highly scalable and efficient processor pushes the limits of mobile ML capabilities up to 10 TOPs.

The architecture capabilities of Arm's new premium IP solution and ongoing ecosystem support enables the very latest digital immersion features, including 3D rendering, depth-sensing, foldable and multiple screens, AI on device, console-like gaming and other digital world apps.



New ARM Models



COMP122

"Facebook and Arm are collaborating to expand one of the most widelyused machine learning framework capabilities beyond the CPU. The combination of the Arm compute platform and PyTorch Mobile enables exciting new ML applications in edge devices."

Christian Keller, Product Manager, PyTorch Mobile

"Through our shared vision, Arm and Crytek are partnering together to bring CRYENGINE to the Android ecosystem and enable desktopclass graphics on mobile. Arm's new powerful suite of premium mobile IP is at the center of ushering in a new level of visual fidelity previously thought impossible on edge devices."

"Arm's new premium solution delivers a performant and power efficient platform that will seamlessly enable millions of Unity creators to deliver the next-generation of connected immersive experiences that will shape everyone's daily lives."

Ralph Hauwert, VP Research and Development, Unity


Theodor Mader, Technical Director CRYENGINE, Crytek



ARM u-Arch



COMP122



The execution pipelines support different types of operations, as shown in the following table.



ARM u-Arch



Table 2: Neoverse N1 operations

Instruction groups	Instructions
Branch	Branch μOPs
Integer Single-Cycle 0/1	Integer ALU μOPs
Integer Single/Multi- cycle 0/1	Integer shift-ALU, multiply, divide, CRC and sum-of-absolute- differences µOPs
Load/Store Address Generation 0/1	Load, Store address generation and special memory μOPs
FP/ASIMD-0	ASIMD ALU, ASIMD misc, ASIMD integer multiply, FP convert, FP misc, FP add, FP multiply, FP divide, FP sqrt, crypto μOPs, store data μOPs
FP/ASIMD-1	ASIMD ALU, ASIMD misc, FP misc, FP add, FP multiply, ASIMD shift μOPs, store data μOPs, crypto μOPs.



ARM Licensing



COMP122

Companies that have developed chips with cores designed by Arm Holdings include Amazon.com's Annapurna Labs subsidiary, [41] Analog Devices, Apple, AppliedMicro (now: MACOM Technology Solutions [42]), Atmel, Broadcom, Cavium, Cypress Semiconductor, Freescale Semiconductor (now NXP Semiconductors), Huawei, Intel, [dubious – discuss] Maxim Integrated, Nvidia, NXP, Qualcomm, Renesas, Samsung Electronics, ST Microelectronics, Texas Instruments and Xilinx.

Built on ARM Cortex Technology licence [edit]

In February 2016, ARM announced the Built on ARM Cortex Technology licence, often shortened to Built on Cortex (BoC) licence. This licence allows companies to partner with ARM and make modifications to ARM Cortex designs. These design modifications will not be shared with other companies. These semi-custom core designs also have brand freedom, for example Kryo 280.

Companies that are current licensees of Built on ARM Cortex Technology include Qualcomm.[43]

Architectural licence [edit]

Companies can also obtain an ARM *architectural licence* for designing their own CPU cores using the ARM instruction sets. These cores must comply fully with the ARM architecture. Companies that have designed cores that implement an ARM architecture include Apple, AppliedMicro (now: Ampere Computing), Broadcom, Cavium (now: Marvell), Digital Equipment Corporation, Intel, Nvidia, Qualcomm, Samsung Electronics, Fujitsu and NUVIA Inc.



ARM Licensing



ARM Flexible Access [edit]

On 16 July 2019, ARM announced ARM Flexible Access. ARM Flexible Access provides unlimited access to included ARM intellectual property (IP) for development. Per product licence fees are required once customers reaches foundry tapeout or prototyping. [44][45]

75% of ARM's most recent IP over the last two years are included in ARM Flexible Access. As of October 2019:

- CPUs: Cortex-A5, Cortex-A7, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A53, Cortex-R5, Cortex-R8, Cortex-R52, Cortex-M0, Cortex-M0+, Cortex-M3, Cortex-M4, Cortex-M7, Cortex-M23, Cortex-M33
- GPUs: Mali-G52, Mali-G31. Includes Mali Driver Development Kits (DDK).
- Interconnect: CoreLink NIC-400, CoreLink NIC-450, CoreLink CCI-400, CoreLink CCI-500, CoreLink CCI-550, ADB-400 AMBA, XHB-400 AXI-AHB
- System Controllers: CoreLink GIC-400, CoreLink GIC-500, PL192 VIC, BP141 TrustZone Memory Wrapper, CoreLink TZC-400, CoreLink L2C-310, CoreLink MMU-500, BP140 Memory Interface
- Security IP: CryptoCell-312, CryptoCell-712, TrustZone True Random Number Generator
- Peripheral Controllers: PL011 UART, PL022 SPI, PL031 RTC
- Debug & Trace: CoreSight SoC-400, CoreSight SDC-600, CoreSight STM-500, CoreSight System Trace Macrocell, CoreSight Trace Memory Controller
- . Design Kits: Corstone-101, Corstone-201
- . Physical IP: Artisan PIK for Cortex-M33 TSMC 22ULL including memory compilers, logic libraries, GPIOs and documentation
- · Tools & Materials: Socrates IP ToolingARM Design Studio, Virtual System Models
- Support: Standard ARM Technical support, ARM online training, maintenance updates, credits towards onsite training and design reviews



ARM Mali GPU



COMP122

GPU

Mali (GPU)

From Wikipedia, the free encyclopedia

The **Mali** series of graphics processing units (GPUs) and multimedia processors are semiconductor intellectual property cores produced by ARM Holdings for licensing in various ASIC designs by ARM partners.

Mali GPUs were developed by Falanx Microsystems A/S, which was a spin-off of a research project from the Norwegian University of Science and Technology. [1] Arm Holdings acquired Falanx Microsystems A/S on June 23, 2006 and renamed the company to Arm Norway. [2]

Technical details [edit]

Like other embedded IP cores for 3D rendering acceleration, the Mali GPU does not include display controllers driving monitors, in contrast to common desktop video cards. Instead, the Mali ARM core is a pure 3D engine that renders graphics into memory and passes the rendered image over to another core to handle display.

ARM does, however, license display controller SIP cores independently of the Mali 3D accelerator SIP block, e.g. Mali DP500, DP550 and DP650.[3]

ARM also supplies tools to help in authoring OpenGL ES shaders named Mali GPU Shader Development Studio and Mali GPU User Interface Engine.

Display controllers such as the ARM HDLCD display controller are available separately.^[4]



Mali GPU Timeline



COMP122

GPU

Variants [edit]

The Mali core grew out of the cores previously produced by Falanx and currently constitute:

Model ≑	Micro- archi- \$ tecture	Type \$	Launch date \$	Shader core \$	Fab (nm) ÷	Die size \$ (mm²)	Core clock rate (MHz)	L2 cache +
Mali- 55/110 &	?	Fixed function pipeline ^[5]	2005 ਨੂੰ [permanent dead link]	1	?	?	?	N/A
Mali- 200 &			2007 ^[8]	1	?	?	?	N/A
Mali- 300 &		pipeline ^[7]	?	1	40 28	?	500	8 KiB
Mali-400 MP &	Utgard ^[6]		2008	1–4	40 28	?	200–600	8-256 KiB
Mali-450 MP &			2012	1–8	40 28	?	300-750	8-512 KiB
Mali-470 MP ਔ			2015	1-4	40 28	?	250-650	8–256 KiB
Mali- T604 & [9]	Midgard		?	1–4	32 28	?	533	



Mali GPU Timeline



COMP122

Model	Micro- archi- tecture	Туре	Launch date	Shader core count	Fab (nm)	Die size (mm²)	Core clock rate (MHz)	Max L2 cache size
Mali- G77 &	gen	memory + simplified scalar ISA	Q2 2019	7-16	7	?	850	512– 4096 KiB
Mali- G57 &	Valhall 1 st	Superscalar engine + Unified	Q2 2019	1-6	7	?	?	64–512 KiB
Mali- G76 &	Bifrost 3 rd gen		Q2 2018	4-20	12 8 7	?	600-800	512- 4096 KiB
Mali- G72 &	1000		Q2 2017	1–32	16 12 10	1.36 mm ² per shader core at 10 nm ^[29]	572-800	128– 2048 KiB
Mali- G52 ਯੂ	Bifrost 2 nd gen	memory + scalar, clause- based ISA	Q1 2018	1-4 (2 or 3 EU per core)	7 16	?	850	
Mali- G71 ㎡		Unified shader model + Unified	Q2 2016	1–32	16 14 10	?	546- 1037	128– 2048 KiB
							GPU	



ARM



ARM OS

- Embedded (RT)
- Desktop



OS - RT



COMP122

The 32-bit Arm architecture is supported by a large number of embedded and real-time operating systems, including:

- A2
- Android
- ChibiOS/RT
- Deos
- DRYOS
- eCos
- embOS
- FreeRTOS
- Integrity
- Linux
- Micro-Controller Operating Systems
- MQX
- Nucleus PLUS
- NuttX
- OSE
- OS-9^[139]



Android, a popular operating system which is primarily used on the Arm architecture.

- Pharos^[140]
- Plan 9
- PikeOS^[141]
- QNX
- RIOT
- RTEMS
- RTXC Quadros
- SCIOPTA^[142]
- ThreadX
- TizenRT
- T-Kernel
- VxWorks
- · Windows Embedded Compact
- Windows 10 IoT Core



OS – Mobile



Mobile device operating systems

The 32-bit Arm architecture is the p

- Android
- Bada
- BlackBerry OS/BlackBerry 10
- Chrome OS
- Firefox OS
- MeeGo
- Sailfish
- Symbian

Previously, but now discontinued:

iOS 10 and earlier

- Tizen
- Ubuntu Touch
- webOS
- Windows RT
- Windows Mobile
- Windows Phone
- Windows 10 Mobile



OS – Desktop



Desktop/server operating systems [edit]

The 32-bit Arm architecture is supported by RISC OS and by multiple Unix-like operating systems including:

- FreeBSD
- NetBSD
- OpenBSD
- OpenSolaris^[143]
- several Linux distributions, such as:
 - Debian
 - Armbian
 - Gentoo
 - Ubuntu
 - Raspbian
 - Slackware



ARM





- ❖vs MIPS
- Registers
- **❖**Memory
- Instructions





COMP122

Hennessy & Patterson

2.16 Real stuff: ARMv7 (32-bit) instructions





ARM is the most popular instruction set architecture for embedded devices, with more than 9 billion devices in 2011 using ARM, and recent growth has been 2 billion per year. Standing originally for the Acorn RISC Machine, later changed to Advanced RISC Machine, ARM came out the same year as MIPS and followed similar philosophies. The figure below lists the similarities. The principal difference is that MIPS has more registers and ARM has more addressing modes.

Figure 2.16.1: Similarities in ARM and MIPS instruction sets (COD Figure 2.31).

	ARM	MIPS
Date announced	1985	1985
Instruction size (bits)	32	32
Address space (size, model)	32 bits, flat	32 bits, flat
Data alignment	Aligned	Aligned
Data addressing modes	9	3
Integer registers (number, model, size)	15 GPR × 32 bits	31 GPR × 32 bits
1/0	Memory mapped	Memory mapped





COMP122

Hennessy & Patterson

Figure 2.16.5: ARM arithmetic/logical instructions not found in MIPS (COD Figure 2.35).

Name	Definition	ARM	MIPS
Load immediate	Rd = Imm	mov	addi \$0,
Not	ot Rd = ~(Rs1)		nor \$0,
Move	Rd = Rs1	mov	or \$0,
Rotate right	Rd = Rs i >> i Rd _{0i-1} = Rs _{31-i31}	ror	
And not	Rd = Rs1 & ~(Rs2)	bic	
Reverse subtract	Rd = Rs2 - Rs1	rsb, rsc	
Support for multiword integer add	CarryOut, Rd = Rd + Rs1 + OldCarryOut	adcs	-
Support for multiword integer sub	CarryOut, Rd = Rd - Rs1 + OldCarryOut	sbcs	-





COMP122

Hennessy & Patterson

	Instruction name	ARM	MIPS
	Add	add	addu, addiu
	Add (trap if overflow)	adds; swivs	add
	Add add Add (trap if overflow) adds; swivs Subtract sub Subtract (trap if overflow) subs; swivs Multiply mul Divide — And and	subu	
	Subtract (trap if overflow)	subs; swivs	sub
	Multiply	mul	mult, multu
	Divide	-	div, divu
	And	and	and
Register-register	Or	orr	or
	Xor	eor	xor
	Load high part register	-	lui
	Shift left logical	Isl ¹	sllv, sll
	Shift right logical	Isr ¹	srlv, srl
	Shift right arithmetic	asr ¹	srav, sra
	Compare	cmp, cmn, tst, teq	slt/i,slt/iu
	Load byte signed	Idrsb	lb
	Load byte unsigned	ldrb	Ibu
	Load halfword signed	Idrsh	lh
	Load halfword unsigned	ldrh	Ihu
	Load word	ldr	lw
Data transfer	Store byte	strb	sb
	Store halfword	strh	sh
	Store word	str	sw
	Read, write special registers	mrs, msr	move
	Atomic Exchange	swp, swpb	II;sc






COMP122

Hennessy & Patterson

Figure 2.16.4: Instruction formats, ARM and MIPS (COD Figure 2.34).

The differences result from whether the architecture has 16 or 32 registers.





ARMv8



COMP122

Hennessy & Patterson

2.18 Real stuff: The rest of the ARMv8 instruction set





Of the many potential problems in an instruction set, the one that is almost impossible to overcome is having too small a memory address. While the x86 was successfully extended first to 32-bit addresses and then later to 64-bit addresses, many of its brethren were left behind. For example, the 16-bit address MOStek 6502 powered the Apple II, but even given this headstart with the first commercially successful personal computer, its lack of address bits condemned it to the dustbin of history.

ARM architects could see the writing on the wall of their 32-bit address computer, and began design of the 64-bit address version of ARM in 2007. It was finally revealed in 2013. Rather than some minor cosmetic changes to make all the registers 64 bits wide, which is basically what happened to the x86, ARM did a complete overhaul. The good news is that if you know MIPS it will be very easy to pick up ARMv8, as the 64-bit version is called.

First, as compared to MIPS, ARM dropped virtually all of the unusual features of v7:

- There is no conditional execution field, as there was in nearly every instruction in v7.
- The immediate field is simply a 12 bit constant, rather than essentially an input to a function that produces a constant as in v7.
- ARM dropped Load Multiple and Store Multiple instructions.
- The PC is no longer one of the registers, which resulted in unexpected branches if you wrote to it.

Second, ARM added missing features that are useful in MIPS:

- V8 has 32 general-purpose registers, which compiler writers surely love. Like MIPS, one register is hardwired to 0, although in load and store instructions it instead refers to the stack pointer.
- Its addressing modes work for all word sizes in ARMv8, which was not the case in ARMv7.
- It includes a divide instruction, which was omitted from ARMv7.
- It adds the equivalent of MIPS branch if equal and branch if not equal.




ARM



ARMv**7**

Cortex-M ISA

Registers



Sixteen generic 32-bit registers

- Thirteen are for general purposes
 - Can hold data or address
 - Data may be byte, halfword, or word
- Three have a special purpose
 - R13 is the stack pointer
 - R14 is the link register
 - R15 is the program counter



Registers



Hennessy & Patterson

ARMv8

Name Register number		laine – Heape	
X0-X7	0–7	Arguments/Results	no
Х8	8	Indirect result location register	no
X9-X15	9–15	Temporaries	no
X16 (IPO)	May be used by linker as a scratch register; other times used as temporary register		no
X17 (IP1)	17	May be used by linker as a scratch register; other times used as temporary register	no
X18	18	Platform register for platform independent code; otherwise a temporary register	no
X19-X27	19–27	Saved	yes
X28 (SP)	28	Stack Pointer	yes
X29 (FP)	FP) 29 Frame Pointer		yes
X30 (LR)	30	Link Register (return address)	yes
XZR 31 The constant value 0		The constant value 0	n.a.



Status & Control



CPSR

The Current Program Status Register (CPSR) has the following 32 bits.

- M (bits 0-4) is the processor mode bits.
- T (bit 5) is the Thumb state bit.
- F (bit 6) is the FIQ disable bit.
- I (bit 7) is the IRQ disable bit.
- A (bit 8) is the imprecise data abort disable bit.
- E (bit 9) is the data endianness bit.
- IT (bits 10-15 and 25-26) is the if-then state bits.
- GE (bits 16–19) is the greater-than-or-equal-to bits.
- DNM (bits 20–23) is the do not modify bits.
- J (bit 24) is the Java state bit.
- Q (bit 27) is the sticky overflow bit.
- V (bit 28) is the overflow bit.
- . C (bit 29) is the carry/borrow/extend bit.
- Z (bit 30) is the zero bit.
- N (bit 31) is the negative/less than bit.

Flags



Instruction Formats




COMP122

Hennessy & Patterson

ARMv8

LEGv8 fields



 \rightarrow MIPS opcode = 6/12

- opcode: Basic operation of the instruction, and this abbreviation is its traditional name.
- Rm: The second register source operand.
- shamt: Shift amount. (COD Section 2.6 (Logical operations) explains shift instructions a
 hence the field contains zero in this section.)
- Rn: The first register source operand.
- Rd: The register destination operand. It gets the result of the operation.



Instruction Encoding



COMP122

Hennessy & Patterson

ARMv8

2.5.1: Example of translating a LEGv8 assembly instruction into a machine instruction.



ADD X9, X20, X21

ADD	X21	unused	X20	Х9
1112	21	0	20	9
10001011000	10101	000000	10100	01001
11 hits	5 bits	6 hits	5 hits	5 hits



Instruction Encoding



COMP122

Hennessy & Patterson

ARMv8

PARTICIPATION ACTIVITY

2.5.6: LEGv8 R-type, I-type, and D-type instruction encoding (COD Figure 2.5).

Start 2x speed

Instruction formats

Instruction	Format
ADD (add)	R
suв (subtract)	R
ADDI (add immediate)	1
SUBI (sub immediate)	1
LDUR (load register)	D
STUR (store register)	D

	Rm	shamt			(R-type)
opoodo	immedia	ate	Do.	Dd/D+	(I-type)
opcode	address	op2	Rn	Rd/Rt	(D-type)
1112	reg	0	reg	reg	
1624	reg	0	reg	reg	
580	consta	nt	reg	reg	
836	consta	constant		reg	
1986	address	0	reg	reg	
1984	address	0	reg	reg	

Rn

Rt

Sample instructions

ADD	х1,	Х2,	Х3
SUB	х1,	х2,	хз

(opcode	Rm	shamt	Rn	Rd
Г	1112	3	0	2	1
	1624	3	0	2	1

ADDI	х1,	х2,	#100
SUBI	х1,	х2,	#100

opcode	immediate	Rn	Rd
580	100	2	1
836	100	2	1

op2

LDUR	х1,	[X2,	#100]

1986	100	0	2	T
1984	100	0	2	T

opcode address

STUR X1, [X2, #100]



Addressing Modes



Hennessy & Patterson

Figure 2.16.3: Summary of data addressing modes (COD Figure 2.33).

ARM has separate register indirect and register + offset addressing modes, rather than just putting 0 in the offset of the latter mode. To get greater addressing range, ARM shifts the offset left 1 or 2 bits if the data size is halfword or word.

Addressing mode	ARM	MIPS
Register operand	Х	Х
Immediate operand	X	Х
Register + offset (displacement or based)	X	Х
Register + register (indexed)	X	
Register + scaled register (scaled)	X	-
Register + offset and update register	X	_
Register + register and update register	X	_
Autoincrement, autodecrement	X	1 -
PC-relative data	X	-



ARM



Cortex-M Memory

Memory Space

Vendor Specific

External

Device

External

Device

External

RAM

External

RAM

Peripheral

SRAM

Code

0xFFFFFFFF

0x00000000

- 32-bit addresses support 4 GiB memory space
- Code, data, and I/O share same memory space
- Data types are bytes, halfwords, and words
- Memory addresses are byte addresses
- Predefined regions have distinct characteristics
 - Executable
 - Device or Strongly-ordered
 - Shareable




ARM



Cortex-M Memory

On-chip Memory Space



- On-chip code, data, and I/O are located in the first
 1.5 GiB of memory space
- Each is allocated 0.5 GiB
- May use physically separate buses for each space





COMP122

Cortex-M Memory

Private Memory Space



0xFFFFFFF

Private Peripheral Bus occupies 1 MiB space

Registers that control peripherals that are a mandatory part of the Cortex-M architecture are mapped here.


- Nested Vectored Interrupt Controller (NVIC)
- System Tick Timer (SysTick)
- Fault status and control
- Processor debugging

0xE0100000 0xE00FFFFF

0xE0000000











Get Arm Compiler

Access Arm Compiler in the software that is right for you.

	MDK	Arm Development Studio	AC for FuSa
Ideal for	Projects on microcontrollers	Projects on any Arm architecture-based SoC	Stable branch of compiler standalone for functional safety applications
Target devices	Arm Cortex-M*	All Arm cores*	All Arm cores**
Host platforms	Windows	Windows, Linux	Windows, Linux
Safety qualification kit	Yes, in MDK-Pro		Yes





Keil MDK

Software development package for Armbased microcontrollers

- · IDE, compiler, debugger, middleware
- · Large database of supported devices
- Includes high performing Arm Compiler

Arm Development Studio

Software development tool suite for any Arm-based project

- Code, reuse, build, debug, optimize, deploy
- Supports custom SoCs, virtual prototypes and over 5,000 MCUs
- Includes Arm Keil MDK

Compiler

Embedded C/C++ toolchain, from Armv6 M to Armv8-A 64-bit

- Optimized for real-world
- Small & architecturally accurate
- Qualified for functional safety







Product Downloads



Products Download Events Support

Search Keil.com for:

Go

Latest Versions

Download the latest Keil software products.



MDK-ARM

Version 4.60 (September 2012)

Development environment for Cortex and ARM devices.



C51

Version 9.50a (June 2012)

Development tools for all 8051 devices.



Embedded Development Tools



Products Download Events

Keil.

Support Videos

Search Keil.com for:



Product Information

Product Overview

Supported Microcontrollers

Shows and Seminars

Technical Support

Support Knowledgebase Application Notes

Discussion Forum

The Keil products from ARM include C/C++ compilers, debuggers, integrated environments, RTOS, simulation models, and evaluation boards for ARM, Cortex-M, Cortex-R, 8051, C166, and 251 processor families.

This web site provides information about the embedded development tools, product updates, downloads, application notes, example code, and technical support available from



Lab



ARMsim






X

COMP122

tinyurl.com/armsimcsun



ARMSim# Version 2.0.1 (2)

University of Victoria Produced by:

Dr. Nigel Horspool

Dale Lyons

Dr. Micaela Serra

Bill Bird

Department of Computer Science.

Copyright 2006--2015 University of Victoria.

Simulating ARMv5 instruction architecture with Vector Floating Point support and a Data/Instruction Cache simulation.





tinyurl.com/armsimcsun

ARMSim# version 2.1 for Windows

The files and installation instructions for use on Windows are provided here.

ARMSim# version 2.1 for Linux

The files and installation instructions for use on Linux are provided here.

ARMSim# version 2.1 for Mac OS X

The files and installation instructions for use on Mac OS X are provided here.





Assembly Manual

Table of Contents

Using as


- 1 Overview
 - o 1.1 Structure of this Manual
 - 1.2 The GNU Assembler
 - 1.3 Object File Formats
 - 1.4 Command Line
 - 1.5 Input Files
 - 1.6 Output (Object) File
 - 1.7 Error and Warning Messages
- 2 Command-Line Options
 - 2.1 Enable Listings: -a[cdghlns]
 - o 2.2 -- alternate
 - 2.3 −D
 - 2.4 Work Faster: -f
 - 2.5 .include Search Path: -I path
 - 2.6 Difference Tables: -k
 - 2.7 Include Local Symbols: -L
 - 2.8 Configuring listing output: --listing
 - 2.9 Assemble in MRI Compatibility Mode: –м
 - 2.10 Dependency Tracking: --MD
 - o 2.11 Output Section Padding
 - 2.12 Name the Object File: -o
 - o 2.13 Join Data and Text Sections: -R
 - 2.14 Display Assembly Statistics: --statistics
 - 2.15 Compatible Output: --traditional-format
 - 2.16 Announce Version: -v
 - 2.17 Control Warnings: -W, --warn, --no-warn, --fatal-warnings
 - 2.18 Generate Object File in Spite of Errors: -z

3 Syntax

- 3.1 Preprocessing
- 3.2 Whitespace
- 3.3 Comments
- 3.4 Symbols
- 3.5 Statements












COMP122

Register View — ARMSim# User Guide



R10	sl	stack limit
R11	fp	frame pointer
R12	ip	intra-procedure-call scratch register
R13	sp	stack pointer
R14	lr	link register
R15	pc	program counter

Figure 4. General Purpose Registers View.





Syscall <-> SWI ARMSim# User Guide

SWI Codes for I/O in ARMSim#: the first Plug-in

Plug-ins have been used to extend the functionality of ARMSim# in a modular fashion. A full description of the Plug-in designs is beyond the scope of this document. The default installation of ARMSim# comes with two Plug-ins module extensions: SWIInstructions and EmbestBoard. The SWIInstructions plug-in implements SWI codes to extend the functionality of ARMSim# for common I/O operations and its use is detailed in this section. *Important Note: All Plug-ins have to be enabled explicitly by checking their* option in the File > Preferences menu and selecting the appropriate line from within the tab labelled Plugins.

8.1 Basic SWI Operations for I/O

The SWI codes numbered in the range 0 to 255 inclusive are reserved for basic instructions that ARM-Sim# needs for I/O and should not be altered. Their list is shown in Table 4 and examples of their use follow. The use of "EQU" is strongly advised to substitute the actual numerical code values. The right hand column shows the EQU patterns used thoughout this document in the examples.





Syscall <-> SWI ARMSim# User Guide

Table 4. SWI I/O operations (0x00 - 0xFF)

Op	code	Description and Act	ion	Inputs	Outputs	EQU
swi	0x00	Display Character on Stdout		r0: the character		SWI_PrChr
swi		Display String on Stdout		r0: address of a null ter- minated ASCII string	(see also 0x69 below)	
swi	0x11	Halt Execution				SWI_Exit
swi	0x12	Allocate Block of Mer ory on Heap	m-	r0: block size in bytes	r0:address of block	SWI_MeAlloc
swi	0x13	Deallocate All Heap Blocks				SWI_DAlloc
swi	0 x 66	Open File (mode values in r1 are for input, 1 for outpu for appending)		r0: file name, i.e. address of a null terminated ASCII string containing the name r1: mode	r0:file handle If the file does not open, a result of -1 is returned	SWI_Open
swi	0x68	Close File		r0: file handle		SWI_Close
swi	0x69	Write String to a File to Stdout	or	r0: file handleor Stdout r1: address of a null termi- nated ASCII string		SWI_PrStr






COMP122

To set a breakpoint, double-click the line of code, at which the breakpoint step through the code to the line, at which the breakpoint should be set, and then select **Debug > Toggle**Breakpoint. When the breakpoint is set, a large red dot appears in the Code View next to the address of the instruction at which the breakpoint was set.

To clear a breakpoint, double-click the line of code, at which the breakpoint is set. Alternatively, step through the code to the line, at which the breakpoint is set, and then select **Debug > Toggle Breakpoint**. To clear all of the breakpoints in a program, select **Debug > Clear All Breakpoints**.

Note:

Clear All Breakpoints clears the breakpoints in all files that are currently open.







COMP122

ARMSim# User Guide

10.4 ARM Parameter Passing Conventions


The Gnu C compiler gcc can translate a function into code which conforms to the ARM procedure call standard (or APCS for short), when given the appropriate command-line options.

The APCS rules are as follows:

- The first four arguments are passed in R0, R1, R2 and R3 respectively. (If there are fewer arguments then only the first few of these registers are used.) Thus: parameter 1 always goes in R0, parameter 2 always goes in R1, parameter 3 always goes in R2, parameter 4 always goes in R3.
- Any additional arguments are pushed onto the stack.
- The return value always goes in R0.
- The function is free to destroy the contents of R0–R3 and R12 (used as "scratch"). That is, the
 called function can use these registers for computations and does not restore their original values
 when the function exits.
- The function must preserve the contents of all other registers (excluding PC of course).





















Figure 12. Cache Preferences Form.





COMP122

Cache ARMSim# User Guide




Figure 13. Cache View.





ARM Assembly





ALU

ARM Book

ARM CPU




FIGURE 3.1 The ARM processor architecture.





Registers

ARM Book

r0
r1
r2
r3
r4
r5
r6
r7
r8
r9
r10
r11 (fp)
r12 (ip)
r13 (sp)
r14 (lr)
r15 (pc)

3.2 ARM User Registers

- Thirteen general-purpose registers (r0-r12)
- The stack pointer (r13 or sp)
- The link register (r14 or 1r)
- The program counter (r15 or pc)
- Current Program Status Register (CPSR)

CPSR



PSR: flags



ARM Book



FIGURE 3.3 The ARM process status register.

Negative: This bit is set to one if the signed result of an operation is negative, and set to zero if the result is positive or zero.

Zero: This bit is set to one if the result of an operation is zero, and set to zero if the result is non-zero.

Carry: This bit is set to one if an add operation results in a carry out of the most significant bit, or if a subtract operation results in a borrow. For shift operations, this flag is set to the last bit shifted out by the shifter.

oVerflow: For addition and subtraction, this flag is set if a signed overflow occurred.





COMP122

Macros

ARM Book

2.3.7 MACROS

The directives .macro and .endm allow the programmer to define *macros* that the assembler expands to generate assembly code. The GNU assembler supports simple macros. Some other assemblers have much more powerful macro capabilities.

```
.macro macname
.macro macname macargs ...
.macro SHIFT a,b
.if \b < 0
.mov \a, \a, asr #-\b
.else
.mov \a, \a, lsl #\b
.endm
```

After that definition, the following code:

```
SHIFT r1, 3
SHIFT r4, -6
```

will generate these instructions:

```
mov r1, r1, asr #3
mov r4, r4, lsl #6
```





COMP122 ARM v7 ISA

Pop

ARM Ref

Load/store:

LDR (b, h, w)

STR (b, h, w)

LDM{IA} [load multiple]

STM [store multiple]

SWP ((b, w) [swap]

PUSH/POP

ARM Instruction Set Quick Reference Card

B H S

POP <reglist>

Single data item loads and stores §		§	Assembler	
Load	Immediate offset		<pre><op>(size)(T) Rd, [Rn (, #<offset>)](!)</offset></op></pre>	
or store	Post-indexed, immediate		<op>(size){T) Rd, [Rn], #<offset></offset></op>	
word, byte or halfword	Register offset		<pre><op>(size) Rd, [Rn, +/-Rm {, <opsh>}](!)</opsh></op></pre>	
	Post-indexed, register		<pre><op>(size){T) Rd, [Rn], +/-Rm (, <opsh>)</opsh></op></pre>	
	PC-relative		<op>{size} Rd, <label></label></op>	
Load multiple	Block data load		LDM(IA IB DA DB) Rn(!), <reglist-pc></reglist-pc>	
	return (and exchange		LDM(IA IB DA DB) Rn(!), <reglist+pc></reglist+pc>	
	and restore CPSR		LDM(IA IB DA DB) Rn(!), <reglist+pc>^</reglist+pc>	
	User mode registers		LDM(IA IB DA DB) Rn. <reglist-pc>^</reglist-pc>	
Push		1.5	PUSH <reglist></reglist>	
	-	_		





COMP122

Load/Store

ARM Book

The load and store instructions allow the programmer to move data from memory to registers or from registers to memory. The load/store instructions can be grouped into the following types:

- single register,
- · multiple register, and
- atomic.

- The optional <size> is one of:
- b unsigned byte

h unsigned half-word

sb signed byte

sh signed half-word

3.4.2 LOAD/STORE SINGLE REGISTER

These instructions transfer a single word, half-word, or byte from a register to memory or from memory to a register:

ldr Load Register, and

Syntax

<op>{<cond>}{<size>} Rd, <address>

str Store Register.





Load/Store

ARM Book

Table 3.4

ARM addressing modes

Syntax	Name
[Rn, #± <offset_12>]</offset_12>	Immediate offset
[Rn, ±Rm, <shift_op> #<shift>]</shift></shift_op>	Scaled register offset
[Rn, #± <offset_12>]!</offset_12>	Immediate pre-indexed
[Rn, ±Rm, <shift_op> #<shift>]!</shift></shift_op>	Scaled register pre-indexed
[Rn], #± <offset_12></offset_12>	Immediate post-indexed
[Rn], ±Rm, <shift_op> #<shift></shift></shift_op>	Scaled register post-indexed





Load/Store

ARM Book

Register immediate: [Rn]

When using immediate offset mode with an offset of zero, the comma and offset can be omitted. That is, [Rn] is just shorthand notation for [Rn, #0]. This shorthand is referred to as register immediate mode. For example, the following line of code:

ldr r3, [r2]

ldr

Immediate offset: [Rn, #±< offset_12 >]

The immediate offset (which may be positive or negative) is added to the contents of Rn. The result is used as the address of the item to be loaded or stored. For example, the following line of code:

ldr r0, [r1, #12]





Load/Store

ARM Book

Register offset: [Rn, ±Rm]

When using scaled register offset mode with a shift amount of zero, the comma and shift specification can be omitted. That is, [Rn, ±Rm] is just shorthand notation for [Rn, ±Rm, lsl #0]. This shorthand is referred to as register offset mode.

Offsets to Eff. Address

Scaled register offset: [Rn, ±Rm, < shift_op > #<shift>]

Rm is shifted as specified, then added to or subtracted from Rn. The result is used as the address of the item to be loaded or stored. For example,

ldr r3, [r2, r1, lsl #2]

May be shifted (scaled)






Load/Store

ARM Book

Operations

Name Effect		Description	
ldr	$Rd \leftarrow Mem[address]$	Load register from memory at address	
str	$Mem[address] \leftarrow Rd$	Store register in memory at address	

Examples







Load/Store

ARM Book

Table 3.3

Legal and illegal values for #<immediate-symbol>

#32	Ok because it can be stored as an 8-bit value	
#1021	Illegal because the number cannot be created from an 8-bit value using shift or rotate and complement	
#1024	Ok because it is 1 shifted left 10 bits	
#0b1011	Ok because it fits in 8 bits	
#-1	Ok because it is the one's complement of 0	
#0×FFFFFFE	Ok because it is the one's complement of 1	
#0×EFFFFFF	Ok because it is the one's complement of 1 shifted left 31 bits	
#strsize	Ok if the value of strsize can be created from an 8-bit value using shift or rotate and complement	





COMP122

LDR

ARM Ref

LDR (register offset)

Load with register offset, pre-indexed register offset, or post-indexed register offset.

Syntax

```
LDR(type){cond} Rt, [Rn, ±Rm {, shift}]; register offset
LDR{type}{cond} Rt, [Rn, ±Rm {, shift}]!; pre-indexed; A32 only
LDR(type){cond} Rt, [Rn], ±Rm {, shift}; post-indexed; A32 only
LDRD{cond} Rt, Rt2, [Rn, ±Rm]; register offset, doubleword; A32 only
LDRD(cond) Rt, Rt2, [Rn, ±Rm]!; pre-indexed, doubleword; A32 only
LDRD{cond} Rt, Rt2, [Rn], ±Rm; post-indexed, doubleword; A32 only
where:
                                                                     cond
type
                                                                            is an optional condition code.
                                                                     Rt
        can be any one of:
                                                                            is the register to load.
        В
                                                                    Rn
                unsigned Byte (Zero extend to 32 bits on loads.)
                                                                           is the register on which the memory address is based.
                                                                     Rm
        SB
                                                                           is a register containing a value to be used as the offset. - Rw is not permitted in T32 code.
                signed Byte (LDR only, Sign extend to 32 bits.)
                                                                     shift
        н
                                                                           is an optional shift.
                unsigned Halfword (Zero extend to 32 bits on loads.
                                                                    Rt2
        SH
                                                                           is the additional register to load for doubleword operations.
                signed Halfword (LDR only, Sign extend to 32 bits.)
                                                                    Not all options are available in every instruction set and architecture.
                omitted, for Word.
```

Offset register and shift options

The following table shows the ranges of offsets and availability of these instructions:





Load Immediate (li)

ARM Book

3.6.1 LOAD IMMEDIATE

3.6 Pseudo-Instructions

This pseudo-instruction loads a register with any 32-bit value:

ldr Load Immediate

When this pseudo-instruction is encountered, the assembler first determines whether or not it can substitute a mov Rd,#<immediate> or mvn Rd,#<immediate> instruction. If that is not possible, then it reserves four bytes in a "literal pool" and stores the immediate value there. Then, the pseudo-instruction is translated into an ldr instruction using Immediate Offset addressing mode with the pc as the base register.

Syntax

ldr{<cond>} Rd, =<immediate>

- The optional <cond> can be any of the codes from Table 3.2 specifying conditional execution.
- The <immediate> parameter is any valid 32-bit quantity.





Load Immediate (li)

ARM Book

```
Assembly of the Load Immediate Pseudo-Instruction
```

```
.data
   2 0000 0A000000 dummy:
                           .word
                                   10,11
          08000000
   3 0008 48656C6C str:
                            .asciz "Hello World\n"
          6F20576F
          726C640A
                            .text
                            .global main
   6 0000 FD5FE0E3 main:
                                    r5. #-1013 @ Load r5
   7 0004 FD5FE0E3
                            1dr
                                    r5. =-1013 @ Load r5
   8 0008 B470DFE1
                                    r7. =0xFFF @ Load r7
   9 000c 04409FE5
                                                @ Load r4
  10
                                                @ with addr
  11 0010 0EF0A0E1
                                   pc.lr
                           mov
                                               @ return...
  11
          FF0F0000
  11
          08000000
DEFINED SYMBOLS
                            .data:00000000 dummy
        pseudoload.s:2
        pseudoload.s:3
                            .data:00000008 str
        pseudoload.s:6
                            .text:00000000 main
        pseudoload.s:6
                            .text:000000000 $a
        pseudoload.s:11
                            .text:00000014 $d
```

Line 8 shows the ldr pseudo-instruction being used to load a value that cannot be loaded using the mov instruction. The assembler generated a load half-word instruction using the program counter as the base register, and an offset to the location where the value is stored. The value is actually stored in a literal pool at the end of the text segment. The listing has three lines labeled 11. The first line 11 is an instruction. The remaining lines are the literal pool.





COMP122

LDR

ARM Ref

The following table shows the ranges of offsets and availability of these instructions:

LDR (immediate offset)

Load with immediate offset, pre-indexed immediate offset, or post-indexed immediate offset.

LDR(type){cond} Rt, [Rn {, #offset}]; immediate offset

Syntax

```
LDR(type){cond} Rt, [Rn, #offset]!; pre-indexed
LDR(type){cond} Rt, [Rn], #offset; post-indexed
LDRD{cond} Rt, Rt2, [Rn {, #offset}] ; immediate offset, doubleword
LDRD(cond) Rt, Rt2, [Rn, #offset]!; pre-indexed, doubleword
LDRD{cond} Rt, Rt2, [Rn], #offset; post-indexed, doubleword
where:
                                                                          cond
type
                                                                                  is an optional condition code.
                                                                          Rt
        can be any one of:
                                                                                  is the register to load.
        В
                                                                          Rn
                 unsigned Byte (Zero extend to 32 bits on loads.)
                                                                                  is the register on which the memory address is based.
                                                                          Rm
        SB
                                                                                  is a register containing a value to be used as the offset. -Rw is not permitted in T32 code.
                 signed Byte (LDR only. Sign extend to 32 bits.)
                                                                          shift
                                                                                  is an optional shift.
                 unsigned Halfword (Zero extend to 32 bits on loads.)
                                                                          Rt2
        SH
                                                                                  is the additional register to load for doubleword operations.
                 signed Halfword (LDR only, Sign extend to 32 bits.)
                                                                          Not all options are available in every instruction set and architecture.
                 omitted, for Word.
                                                                          Offset register and shift options
```





COMP122

Load Address (adr)

ARM Book

3.6.2 LOAD ADDRESS

These pseudo instructions are used to load the address associated with a label:

adr Load Address

adrl Load Address Long

Syntax

<op>{<cond>}{s} Rd, label

They are more efficient than the ldr rx,=label instruction, because they are training one or two add or subtract operations, and do not require a load from memory.

Operations

Name	Effect	Description
adr	$Rd \leftarrow$ Address of Label	Load Address
adrl	$Rd \leftarrow$ Address of Label	Load Address





COMP122

MOV

ARM Ref

C2.58 MOV

Move.

Syntax

MOV(S){cond} Rd, Operand2 MOV{cond} Rd, #imm16

where:

5

is an optional suffix. If S is specified, the condition flags are updated on the result of the operation.

cond

is an optional condition code.

Rd

is the destination register.

Operand2

is a flexible second operand.

inn16

is any value in the range 0-65535.

Operation

The MOV instruction copies the value of Operand2 into Rd.

In certain circumstances, the assembler can substitute MVN for MOV, or MOV for MVN. Be aware of this when reading disassembly listings.





COMP122

Ch 4: ALU Ops

ARM Book

CHAPTER OUTLINE

4.2.3 Software Interrupt 91

4.1 Data Processing Instructions 79
4.1.1 Operand2 80
4.1.2 Comparison Operations 81
4.1.3 Arithmetic Operations 83
4.1.4 Logical Operations 85
4.1.5 Data Movement Operations 86
4.1.6 Multiply Operations with 32-bit Results 87
4.1.7 Multiply Operations with 64-bit Results 88
4.1.8 Division Operations 89
4.2 Special Instructions 90
4.2.1 Count Leading Zeros 90
4.2.2 Accessing the CPSR and SPSR 91

4.1.7 Multiply Operations with 64-bit Results 88
4.1.8 Division Operations 89
4.2 Special Instructions 90
4.2.1 Count Leading Zeros 90
4.2.2 Accessing the CPSR and SPSR 91
4.2.3 Software Interrupt 91
4.2.4 Thumb Mode 92
4.3 Pseudo-Instructions 93
4.3.1 No Operation 93
4.3.2 Shifts 94
4.4 Alphabatized List of APM Instructions OF





Ch 4: ALU Ops

ARM Book

4.1 Data Processing Instructions

The data processing instructions operate only on CPU registers, so data must first be moved from memory into a register before processing can be performed. Most of these instructions use two source operands and one destination register. Each instruction performs one basic arithmetical or logical operation. The operations are grouped in the following categories:

- Arithmetic Operations,
- Logical Operations,
- Comparison Operations,
- Data Movement Operations,
- · Status Register Operations,
- Multiplication Operations, and
- Division Operations.





COMP122

Ch 4: ALU Ops

ARM Book

■ Modern Assembly Language Programming with the ARM Proces...

4.1.1 OPERAND2

Most of the data processing instructions require the programmer to specify two *source operands* and one *destination register* for the result. Because three items must be specified for these instructions, they are known as *three address instructions*. The use of the word *address* in this case has nothing to do with memory addresses. The term *three address instruction* comes from earlier processor architectures that allow arithmetic operations to be performed with data that is stored in memory rather than registers. The first source operand specifies a register whose contents will be on the A bus in Fig. 3.1. The second source operand will be on the B bus and is referred to as Operand2. Operand2 can be any one of the following three things:

- a register (r0-r15),
- a register (r0-r15) and a shift operation to modify it, or
- a 32-bit immediate value that can be constructed by shifting, rotating, and/or complementing an 8-bit value.





Ch 4: ALU Ops

ARM Book

Table 4.2

Formats for Operand2

<pre>#<immediate symbol></immediate symbol></pre>	A 32-bit immediate value that can be constructed from an 8 bit value		
Rm	Any of the 16 registers r0-r15		
Rm, <shift_op> # <shift_imm></shift_imm></shift_op>	The contents of a register shifted or rotated by an immediate amount between 0 and 31		
Rm, <shift_op> Rs</shift_op>	The contents of a register shifted or rotated by an amount specified by the contents of another register		
Rm, rrx	The contents of a register rotated right by one bit through the carry flag		





COMP122

Ch 4: ALU Ops

ARM Book

Operations

Name	Effect	Description
add	$Rd \leftarrow Rn + operand2$	Add
adc	$Rd \leftarrow Rn + operand2 + carry$	Add with carry
sub	$Rd \leftarrow Rn - operand2$	Subtract
sbc	$Rd \leftarrow Rn - operand2 + carry - 1$	Subtract with carry
rsb	$Rd \leftarrow operand2 - Rn$	Reverse subtract
rsc	$Rd \leftarrow operand2 - Rn + carry - 1$	Reverse subtract with carry

Name	Effect	Description
and	$Rd \leftarrow Rn \land operand2$	Bitwise AND
orr	$Rd \leftarrow Rn \lor operand2$	Bitwise OR
eor	$Rd \leftarrow Rn \oplus operand2$	Bitwise Exclusive OR
orn	$Rd \leftarrow \neg (Rn \lor operand2)$	Complement of Bitwise OR
bic	$Rd \leftarrow Rn \land \neg operand2$	Bit Clear





COMP122

Ch 4: ALU Ops

ARM Book

The equivalent ARM assembly program is as follows:

The following C program will add toge result.

```
.data
1
          .asciz "The sum is %d\n"
   fmt:
          .align
           .word
   X:
           .word
   у:
          .text
          .global main
          @ The bl instruction to call printf() will overwrite
8
          @ the link register, so we save it to the stack.
9
                  sp!.{lr} @ push link register to stack
          stmfd
   main:
                  r1.=x
                             @ Load address of x
          ldr
11
                  r1.[r1]
                            @ Load value of x
          ldr
12
          1dr
                  r2.-y
                            @ Load address of y
13
                  r2.[r2]
                            @ Load value of y
          ldr
14
                  rl.rl.r2 @ add x and y
          add
15
                  r0.-fmt
                            @ Load address of format string
          ldr
16
                  printf
                             @ Call the printf function
          ы
17
                  sp!.{]r}
                            @ Pop link register from the stack
          1dmfd
18
                             @ Load zero as return value
                  r0.#0
19
          mov
                  pc.lr
                             @ Return from main
          mov
20
```

```
#include <stdio.h>
static int x = 5;
static int y = 8;
int main()

{
   int sum;
   sum = x + y;
   printf("The sum is %d\n".sum);
   return 0;
}
```





COMP122

Ch 4: If-Then-Else

ARM Book

Making an If-Then-Else Construct

The following C code adds three to a if a is odd, and adds seven to a if a is even.

Assuming that the value of a is currently being stored in register r4, the following ARM assembly code performs the same function:

```
tst r4.#1 @ Compare bit zero of a to 1
addne r4.r4.#3 @ if bit 0 is set. add 3 to a
addeq r4.r4.#7 @ else add 7 to a

:
```





COMP122

Ch 4: ALU Ops

ARM Book

4.1.5 DATA MOVEMENT OPERATIONS

The data movement operations copy data from one register to another:

mov Move,

mvn Move Not, and

movt Move Top.

The movt instruction copies 16 bits of data into t without affecting the lower 16 bits. It is available

Syntax

<op><cond>>{s} Rd, Operand2

movt{<cond>} Rd, #immed16

Operations

Name	Effect	Description
mov	$Rd \leftarrow operand2$	Copy operand2 to Rd
mvn	$Rn \leftarrow \neg operand2$	Copy 1's complement of operand2
movt	$Rn \leftarrow (immed16 \ll 16) \lor (Rd \land 0xFFFF)$	Copy immed16 into upper 16 bits of Rd

Examples

	mov	r0.	rl	@ r0 = r1	
2	movs	r2.	#10	@ r2 = 10	
,	mvneq	rl.	#0	@ if (eq) then r1 = 0	
	movles	r2.	r2. asr #1	@ if (le) then r2 = r2 / 2	

<op> is one of mov or mvn.





COMP122 _____

Ch 4: ALU Ops

ARM Book

4.2.3 SOFTWARE INTERRUPT

The following instruction allows a user program to perform a *system call* to request operating system services:

swi Software Interrupt.

In Unix and Linux, the system calls are documented in the second section of the online manual. Each system call has a unique id number which is defined in the /usr/include/syscall.h file.

Operations

Syntax

swi <syscall number>

Name Effect		Effect	Description	
	swi	Request Operating System	Perform software interrupt	

- The <syscall_number> is encoded in the instruction. The operating system may examine it to determine which operating system service is **Example**
- In Linux, <syscall_number> is ignored. The s seven parameters are passed in r0-r6. No Linu parameters.

```
### the following code asks the operating system
### to write some characters to standard output
### mov r0. #1  ### file descriptor 1 is stdout
### ldr r1. =msg  ### load address of data to write
### ldr r2. =len  ### load number of bytes to write
### mov r7. ### ### syscall ### is the write() function
### syscall ### is the write() function
#### syscall
```





COMP122

Shift •

ARM Ref

Arithmetic shift right (ASR)

Arithmetic shift right by n bits moves the left-hand 32-n bits of a register to the right by n places, into the right-hand 32-n bits of the result. It copies the original bit[31] of the register into the left-hand n bits of the result.



Figure C2-1 ASR #3

Logical shift right (LSR)

Logical shift right by n bits moves the left-hand 32-n bits of a register to the right by n places, into the right-hand 32-n bits of the result. It sets the left-hand n bits of the result to 0.



Figure C2-2 LSR #3

Logical shift left (LSL)

Logical shift left by n bits moves the right-hand 32-n bits of a register to the left by n places, into the lefthand 32-n bits of the result. It sets the right-hand n bits of the result to 0.



Figure C2-3 LSL #3





Rotate

ARM Ref

Rotate right (ROR)

Rotate right by n bits moves the left-hand 32-n bits of a register to the right by n places, into the righthand 32-n bits of the result. It also moves the right-hand n bits of the register into the left-hand n bits of the result.



Figure C2-4 ROR #3

Rotate right with extend (RRX)

Rotate right with extend moves the bits of a register to the right by one bit. It copies the carry flag into bit[31] of the result.

When the instruction is RRXS or when RRX is used in Operand2 with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to bit[0] of the register Rm.




Figure C2-5 RRX





RM Book

COMP122 {cond}		
Table 3.2	<cond></cond>	English Meaning (Cond)
	al	always (this is the default <cond></cond>
ARM condition modifiers	eq	Z set (=)
	ne	Z clear (≠)
	ge	N set and V set, or N clear and V clear (≥)
	lt	N set and V clear, or N clear and V set (<)
	gt	Z clear, and either N set and V set, or N clear and V set (>)
	le	Z set, or N set and V clear, or N clear and V set (≤)
	hi	C set and Z clear (unsigned >)
	ls	C clear or Z (unsigned ≤)
	hs	C set (unsigned ≥)
	cs	Alternate name for HS
	lo	C clear (unsigned <)
	сс	Alternate name for LO
	mi	N set (result < 0)
	pl	N clear (result ≥ 0)
	vs	V set (overflow)

V clear (no overflow)

VC



ARM Conditionals



COMP122

ARM Ref

The optional condition code is shown in syntax descriptions as {cond}. This condition is encoded in A32 instructions. For T32 instructions, the condition is encoded in a preceding IT instruction. An instruction with a condition code is only executed if the condition flags meet the specified condition.

The following is an example of conditional execution in A32 code:

```
ADDS r0, r1, r2 ; r0 = r1 + r2, don't update flags

r0, r1, r2 ; r0 = r1 + r2, and update flags

ADDSCS r0, r1, r2 ; If C flag set then r0 = r1 + r2,

pdate flags

CMP r0, r1 ; update flags based on r0-r1.
```

In C the gcd algorithm can be expressed as:

```
gcd
CMP r0, r1
SUBGT r0, r0, r1
SUBLE r1, r1, r0
BNE gcd
```

SUB**GT** SUB**LE**



The following examples show implementations of the gcd algorithm with and without conditional instructions.

Example of conditional execution using branches in A32 code

This example is an A32 code implementation of the gcd algorithm. It achieves conditional execution by using conditional branches, rather than individual conditional instructions:

The code is seven instructions long because of the number of branches. Every time a branch is taken, the processor must refill the pipeline and continue from the new location. The other instructions and nonexecuted branches use a single cycle each.





COMP122

Operand2+shift

ARM Ref

C2.5 Syntax of Operand2 as a register with optional shift

When you use an Operand2 register in an instruction, you can optionally also specify a shift value.

Syntax Rm (, shift) where:

Ren

is the register holding the data for the second operand.

shift

is an optional constant or register-controlled shift to be applied to Rm. It can be one of:

```
arithmetic shift right n bits, 1 \le n \le 32.
```

LSL #n

ASR #n

logical shift left n bits, $1 \le n \le 31$.

LSR #n

logical shift right n bits, $1 \le n \le 32$.

ROR #n

rotate right n bits, $1 \le n \le 31$.

RRX

rotate right one bit, with extend.

type Rs

register-controlled shift is available in Arm code only, where:

type

is one of ASR, LSL, LSR, ROR.

Rs

is a register supplying the shift amount, and only the least significant byte is used.

if omitted, no shift occurs, equivalent to LSL #0.





Q

ARM Ref

C2.7 Saturating instructions

Some A32 and T32 instructions perform saturating arithmetic.

The saturating instructions are:

- QADD.
- QDADD
- QDSUB
- QSUB.
- · SSAT.
- · USAT.

❖ Saturating ::= limit on overflow

Some of the parallel instructions are also saturating.

Saturating arithmetic

Saturation means that, for some value of 2ⁿ that depends on the instruction:

- For a signed saturating operation, if the full result would be less than -2ⁿ, the result returned is -2ⁿ.
- · For an unsigned saturating operation, if the full result would be negative, the result returned is zero.
- If the full result would be greater than 2ⁿ-1, the result returned is 2ⁿ-1.

When any of these occurs, it is called saturation. Some instructions set the Q flag when saturation occurs.

- Note

Saturating instructions do not clear the Q flag when saturation does not occur. To clear the Q flag, use an MSR instruction.





ARM Ref

Branch/jump:
B{cond}
BL{cond}
<no J>

BNE BEQ BLNE BLEQ

returns: ERET

conditionals: IT (if-then)

> debug: BKPT DBG (debug) HLT (halt)





COMP122

Branch b

ARM Book

3.5 Branch Instructions

Branch instructions allow the programmer to change the address of the next instruction to be executed. They are used to implement loops, if-then structures, subroutines, and other flow control structures. There are two basic branch instructions:

- · Branch, and
- · Branch and Link (subroutine call).

3.5.1 BRANCH

3.5.2 BRANCH AND LINK

This instruction is used to perform conditional and unconditional branches in program execution:

Syntax

b Branch.

[frame=single]

It is used for creating loops and if-then-else constructs.

bl{<cond>} <target_address>

Syntax

b{<cond>} <target_label>



Ch 4: Loop



COMP122

Making a Loop

ARM Book

Suppose we want to implement a loop that is equivalent to the following C code:

The loop can be written with the following ARM assembly code:

```
@ Use rO as the loop counter (i)
                    r0.#1
           mov
                             @ Provide a label
   loop:
                            @ Loop from one to ten
                    r0.#10
           cmp
                    endloop @ Exit loop if r0 > 10
           bgt
           @ Insert loop body instructions here
8
                   r0.r0.#1 @ Increment the loop counter
           add
                             @ Go back to top of loop
                    100p
10
                             @ Provide a label
   endloop:
11
12
```





COMP122

The same algorithm can be rewritten in a way closer to target Arm instructions as:

```
loop:
    // Compare a and b
    GT = a > b;
LT = a < b;
NE = a != b;

// Perform operations based on flag results
if(GT) a -= b;  // Subtract **enly** if greater-than
if(LT) b -= a;  // Subtract **enly** if less-than
if(NE) goto loop; // Loop **enly** if compared values were not equal
return a;</pre>
```

and coded in assembly language as:





COMP122

Syscall

ARM Ref

C2.145 SVC

SuperVisor Call.

Syntax

SVC(cond) #imm

where:

cond

is an optional condition code.

ine

is an expression evaluating to an integer in the range:

- 0 to 2²⁴-1 (a 24-bit value) in an A32 instruction.
- 0-255 (an 8-bit value) in a T32 instruction.

Operation

The SVC instruction causes an exception. This means that the processor mode changes to Supervisor, the CPSR is saved to the Supervisor mode SPSR, and execution branches to the SVC vector.

LMW is ignored by the processor. However, it can be retrieved by the exception handler to determine what service is being requested.

Note -

SVC was called SWI in earlier versions of the A32 assembly language. SWI instructions disassemble to SVC, with a comment to say that this was formerly SWI.

Condition flags

This instruction does not change the flags.

swi → svc

C2.112 SMC

Secure Monitor Call.

Syntax

SMC{cond} #imm4

where:

cond

is an optional condition code.

1,0004

is a 4-bit immediate value. This is ignored by the Arm processor, but can be used by the SMC exception handler to determine what service is being requested.





COMP122

ARM Ref

A1.3 Processor modes, and privileged and unprivileged software execution

The Arm architecture supports different levels of execution privilege. The privilege level depends on the processor mode.
Note —
Armv6-M, Armv7-M, Armv8-M Baseline, and Armv8-M Mainline do not support the same modes as other Arm architectures and profiles. Some of the processor modes listed here do not apply to these architectures.

Table A1-1 AArch32 processor modes

Processor mode	Mode number
User	0610000
FIQ	0610001
IRQ	0610010
Supervisor	0610011
Monitor	0610110
Abort	0610111
Нур	0611010
Undefined	0611011
System	0611111



ARM ISA



ARM Instruction Set





COMP122

QUICK RETERENCE Card

ARM architect	ARM architecture versions		
n ARM architecture version n and above			
nT, nJ	T or J variants of ARM architecture version n and above		
5E	ARM v5E, and 6 and above		
T2	All Thumb-2 versions of ARM v6 and above		
6K	ARMv6K and above for ARM instructions, ARMv7 for Thumb		
Z	All Security extension versions of ARMv6 and above		
RM	ARMv7-R and ARMv7-M only		
XS	XScale coprocessor instruction		

Flexible Operand 2					
Immediate value	# <imm8m></imm8m>				
Register, optionally shifted by constant (see below)	Rm (, <opsh>)</opsh>				
Register, logical shift left by register	Rm, LSL Rs				
Register, logical shift right by register	Rm, LSR Rs				
Register, arithmetic shift right by register	Rm, ASR Rs				
Register, rotate right by register	Rm, ROR Rs				

Register, optionally shifted by constant			
(No shift)	Rm	Same as Rm, LSL #0	
Logical shift left	Rm, LSL # <shift></shift>	Allowed shifts 0-31	
Logical shift right	Rm, LSR # <shift></shift>	Allowed shifts 1-32	
Arithmetic shift right	Rm, ASR # <shift></shift>	Allowed shifts 1-32	
Rotate right	Rm, ROR # <shift></shift>	Allowed shifts 1-31	
Rotate right with extend	Rm, RRX		

PSR fields	(use at least one suffix)			
Suffix	Meaning			
с	Control field mask byte	PSR[7:0]		
£	Flags field mask byte	PSR[31:24]		
s	Status field mask byte	PSR[23:16]		
×	Extension field mask byte	PSR[15:8]		

ARM Ref

ndition Field				
Mnemonic	Description	Description (VFP)		
EQ	Equal	Equal		
NE	Not equal	Not equal, or unordered		
CS / HS	Carry Set / Unsigned higher or same	Greater than or equal, or unordered		
CC / LO	Carry Clear / Unsigned lower	Less than		
MI	Negative	Less than		
PL	Positive or zero	Greater than or equal, or unordered		
VS	Overflow	Unordered (at least one NaN operand)		
VC	No overflow	Not unordered		
HI	Unsigned higher	Greater than, or unordered		
LS	Unsigned lower or same	Less than or equal		
GE	Signed greater than or equal	Greater than or equal		
LT	Signed less than	Less than, or unordered		
GT	Signed greater than	Greater than		
LE	Signed less than or equal	Less than or equal, or unordered		
AL	Always (normally omitted)	Always (normally omitted)		

All ARM instructions (except those with Note C or Note U) can have any one of these condition codes after the instruction mnemonic (that is, before the first space in the instruction as shown on this card). This condition is encoded in the instruction.

All Thumb-2 instructions (except those with Note U) can have any one of these condition codes after the instruction mnemonic. This condition is encoded in a preceding IT instruction (except in the case of conditional Branch instructions). Condition codes in instructions must match those in the preceding IT instruction.

On processors without Thumb-2, the only Thumb instruction that can have a condition code is B <label>.

Processor I	Processor Modes		
16	User		
17	FIQ Fast Interrupt		
18	IRQ Interrupt		
19	Supervisor		
23	Abort		
27	Undefined		
31	System		

Prefixes for Parallel Instructions			
s	Signed arithmetic modulo 28 or 216, sets CPSR GE bits		
Q	Signed saturating arithmetic		
SH	Signed arithmetic, halving results		
U	Unsigned arithmetic modulo 28 or 216, sets CPSR GE bits		
υQ	Unsigned saturating arithmetic		
UH	Unsigned arithmetic, halving results		

Proprietary Notice

Document Number

by ARM Limited. ARM QRC 0001L





ARM Ref

dep·re·cate | 'deprə kāt |

verb [with object]

1 express disapproval of: what I deprecate is persistent indulgence.

(be deprecated) (chiefly of a software feature) be usable but regarded as obsolete
and best avoided, typically due to having been superseded: this feature is
deprecated and will be removed in later versions | (as adjective deprecated): avoid
the deprecated <bli>blink> element that causes text to flash on and off.





COMP122

Ch 4: I-Set

ARM Book

4.4 Alphabetized List of ARM Instructions

This chapter and the previous one introduced the core set of ARM instructions. Most of these instructions were introduced with the very first ARM processors. There are approximately 50 additional instructions and pseudo instructions that were introduced with the ARMv6 and later versions of the architecture, or that only appear in specific versions of the ARM. There

Name	Page	Operation
adc	83	Add with Carry
add	83	Add
adr	75	Load Address
adrl	75	Load Address Long
and	85	Bitwise AND
asr	94	Arithmetic Shift Right
b	70	Branch
bic	86	Bit Clear
bl	71	Branch and Link
bx	92	Branch and Exchange
clz	90	Count Leading Zeros





COMP122

Ch 4: I-Set

ARM Book

cmn	81	Compare Negative			1
cmp	81	Compare	mov	86	Move
eor	85	Bitwise Exclusive OR	movt	86	Move Top
ldm	65	Load Multiple Registers	mrs	91	Move Status to Register
ldr	73	Load Immediate	msr	91	Move Register to Status
ldr	64	Load Register	mul	87	Multiply
ldrex	69	Load Multiple Registers	mvn	86	Move Not
lsl	94	Logical Shift Left	nop	93	No Operation
lsr	94	Logical Shift Right	orn	86	Bitwise OR NOT
mla	87	Multiply and Accumulate	I		





COMP122

69

strex

Store Multiple Registers

Ch 4: I-Set

ARM Book

		CII 4. I			, and book
orr	85	Bitwise OR	sub	83	Subtract
ror	94	Rotate Right	swi	91	Software Interrupt
rrx	94	Rotate Right with eXtend	swp	68	Load Multiple Registers
rsb	83	Reverse Subtract	teq	81	Test Equivalence
rsc	83	Reverse Subtract with Carry	tst	81	Test Bits
sbc	83	Subtract with Carry	udiv	89	Unsigned Divide
sdiv	89	Signed Divide	umlal	88	Unsigned Multiply and Accumulate Long
smlal	88	Signed Multiply and Accumulate Long	umull	88	Unsigned Multiply Long
smull	88	Signed Multiply Long			
stm	65	Store Multiple Registers			
str	64	Store Register			





coranac.com

Website: coranac.com



Registers



coranac.com

ctd	acc	arm	description	
Stu	gcc	arm	description	
r0-r3	r0-r3	a1-a4	argument / scratch	
r4-r7	r4-r7	v1-v4	variable	
r8	r8	v5	variable	
r9	r9	v6/SB	platform specific	
r10	sl	v7	variable	
r11	fp	v8	variable / frame pointer	
r12	ip	IP	Intra-Procedure-call scratch	
r13	sp	SP	Stack Pointer	
r14	lr	LR	Link Register	
r15	рс	PC	Program Counter	

Table 23.1. Standard and alternative register names.



Load/Store



COMP122

coranac.com

23.3.3. Memory instructions: load and store

```
op{cond}{type} Rd, [Rn, Op2]
```

```
OP2 ::= {Rs, Rs+offset, <const/immed>}
```

```
{cond} ::= {EQ, NE, GE, GT, LE, LT}
{type} ::= {B, SB, H, SH, W, SW}
```

Memory ops vs C pointers/arrays

To make the comparison to C a little easier, I will sometimes indicate what happens using pointers, but in order to do that I will have to indicate the type of the pointer somehow. I could use some horrid casting notation, but it would be easiest to use a form of arrays for this, and use the register-name + an affix to show the data type. I'll use `_w' for words, `_h' for halfwords, and `_b' for bytes, and `_sw', etc. for their signed versions. For example, r0_sh would indicate that r0 is a signed halfword pointer. This is just a useful bit of shorthand, not actually part of assembly itself.

```
@ Basic load/store examples. Assume r1 contains a word-aligned address ldr r0, [r1] @ r0= *(u32*)r1; //or r0= r1_w[0]; str r0, [r1] @ *(u32*)r1= r0; //or r1_w[1]= r0;
```

push and pop are not universal ARM instructions



Add



COMP122

coranac.com

```
@ Possible variations of data instructions
add
     r0, r1, #1 @ r0 = r1 + 1
     r0, r1, r2 @ r0 = r1 + r2
add
add
     r0, r1, r2, lsl #4 @ r0 = r1 + r2<<4
add
     r0, r1, r2, lsl r3 @ r0 = r1 + r2<<r3
@ op= variants
add r0, r0, #2
                     @ r0 += 2;
add r0, #2
                       @ r0 += 2; alternative (but not on all assemblers)
@ Multiplication via shifted add/sub
add r0, r1, r1, lsl #4 @ r0 = r1 + 16*r1 = 17*r1
rsb r0, r1, r1, lsl #4 @ r0 = 16*r1 - r1 = 15*r1
rsb r0, r1, #0 @ r0 = 0 - r1 = -r1
@ Difference between asr and lsr
              @ r1 = \sim 0 = 0 \times FFFFFFFF = -1
mvn r1, #0
mov r0, r1, asr #16 @ r0 = -1>>16 = -1
mov r0, r1, lsr #16 @ r0 = 0xFFFFFFFF>>16 = 0xFFFF = 65535
@ Signed division using shifts. r1= r0/16
@ if(r0<0)
0 r0 += 0x0F;
@ r1= r0>>4;
mov r1, r0, asr #31 @ r0= (r0>=0 ? 0 : -1);
add r0, r0, r1, lsr #28 @ += 0 or += (0xFFFFFFFF>>28 = 0xF)
mov r1, r0, asr #4
                           @ r1 = r0 >> 4;
```



ALU Ops



COMP122

coranac.com

opcode	operands	function					
Arithmetic							
adc	Rd, Rn, Op2	Rd = Rn + Op2 + C					
add	Rd, Rn, Op2	Rd = Rn + Op2					
rsb	Rd, Rn, Op2	Rd = Op2 - Rn					
rsc	Rd, Rn, Op2	Rd = Op2 - Rn - !C					
sbc	Rd, Rn, Op2	Rd = Rn - Op2 - !C					
sub	Rd, Rn, Op2	Rd = Rn - Op2					
	Logical ops						
and	Rd, Rn, Op2	Rd = Rn & Op2					
bic	Rd, Rn, Op2	Rd = Rn &~ Op2					
eor	Rd, Rn, Op2	Rd = Rn ^ Op2					
mov	Rd, Op2	Rd = Op2					
mvn	Rd, Op2	Rd = ~Op2					
orr	Rd, Rn, Op2	Rd = Rn Op2					

opcode	operands	function		
	Status op	os		
cmp	Rn, Op2	Rn - Op2		
cmn	Rn, Op2	Rn + Op2		
teq	Rn, Op2	Rn ^ Op2		
tst	Rn, Op2	Rn & Op2		
Multiplies				
mla	Rd, Rm, Rs, Rn	Rd = Rm * Rs + Rn		
mul	Rd, Rm, Rs	Rd = Rm * Rs		
smlal	RdLo, RdHi, Rm, Rs	RdHiLo += Rm * Rs		
smull	RdLo, RdHi, Rm, Rs	RdHiLo = Rm * Rs		
umlal	RdLo, RdHi, Rm, Rs	RdHiLo += Rm * Rs		
umull	RdLo, RdHi, Rm, Rs	RdHiLo = Rm * Rs		

23.2: Data processing instructions. Basic format op{cond}{s} Rd, Rn, Op2, cond and s are the optional condition and status codes, and Op2 a shifted register.



Conditional



coranac.com

All instructions are conditional

Each instruction of the ARM set can be run conditionally, allowing shorter, cleaner and faster code.

```
@ // r2= max(r0, r1):
@ r2= r0>=r1 ? r0 : r1;
 Traditional code
           r0, r1
    cmp.
   blt .Lbmax
                   @ r1>r0: jump to r1=higher code
            r2, r0 @ r0 is higher
        .Lrest @ skip rl=higher code
.Lbmax:
           r2, r1 @ r1 is higher
    mov
.Lrest:
                    @ rest of code
@ With conditionals; much cleaner
           r0, r1
    cmp
   movge r2, r0 @ r0 is higher
   movlt r2, r1 @ r1 is higher
                    @ rest of code
    . . .
```

Another optional item is whether or not the status flags are set. Test instructions like cmp always set them, but most of the other require an '-s' affix. For example, sub would not set the flags, but subs would. Because this kinda clashes with the plural 's', I'm using adding an



Load Multiple



COMP122

coranac.com

```
adr
           r0, words+16
                          @ u32 *src= &words[4];
                                     r4, r5, r6, r7
   ldmia
          r0, {r4-r7}
                          @ *src++
   ldmib
         r0, {r4-r7}
                          @ *++src
   ldmda
         r0, {r4-r7}
                            *src--
   1dmdb
         r0, {r4-r7}
                          @ *--src
   .align 2
words:
           -4, -3, -2, -1
    .word
         0, 1, 2, 3, 4
    .word
```

Block op	Standard	Stack alt
Increment After	ldmia / stmia	ldmfd / stmea
Increment Before	ldmib / stmib	Idmed / stmfa
Decrement After	ldmda / stmda	Idmfa / stmed
Decrement Before	ldmdb / stmdb	Idmea / stmfd





ARM Ref Manual





COMP122

arm Developer

IP PRODUCTS

TOOLS AND SOFTWARE

ARCHITECTURES

INTERNET OF THINGS

COMMUNITY

SUPPORT

DOCUMENTATIO

DOWNLOADS

Q

Home / Documentation / 100076 / 0200 - Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide Version 2.0

Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide Version 2.0

Developer Documentation

Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide Version 2.0

Preface

Reference

- + Instruction Set Overview
- Advanced SIMD and Floatingpoint Programming
- + A32/T32 Instruction Set

Instruction Set Assembly Guide for Armv7 and earlier Arm architectures Reference Guide Version 2.0





COMP122

ARM Ref

arm Developer IP PRODUCTS

TOOLS AND SOFTWARE

ARCHITECTURES

INTERNET OF THINGS

COMMUNITY

SUPPORT

DOCUMENTATION

DOWNLOADS

Overview

Processors *

DesignStart -

Graphics and Multimedia -

System IP -

Physical IP -

Security IP -

Subsystem ▼

Wireless *

Arm processors are:







Arm Cortex-A Series

Arm Cortex-R Series

Arm Cortex-M Series

The Arm Cortex-A series of applications processors provide a range of solutions for devices undertaking complex compute tasks.

The Arm Cortex-R series provides a range of processors optimized for high performance, hard real-time applications.

The Arm Cortex-M series contains the smallest/lowest power processors build by Arm, optimized for discrete processing and microcontrollers.





COMP122

ARM Ref

arm Developer IP PRODUCTS

TOOLS AND SOFTWARE

ARCHITECTURES

INTERNET OF THINGS

COMMUNITY

SUPPORT

DOCUMENTATION

DOWNLOADS

ζ

Overview

Base ISAs ▼

Custom Instructions

DSP extensions ▼

Floating Point

SIMD ISAs -

Arm Instruction Set Architecture

The Arm architecture supports three instruction sets: A64, A32 and T32.

- The A64 and A32 instruction sets have fixed instruction lengths of 32-bits.
- The T32 instruction set was introduced as a supplementary set of 16-bit instructions that supported improved code density for user code. Over time, T32 evolved into a 16-bit and 32-bit mixed-length instruction set. As a result, the compiler can balance performance and code size trade-off in a single instruction set.

Explore these instruction sets:

A64 instruction set

The A64 instruction set, introduced in Armv8-A to support the 64-bit architecture

A32 instruction set

The A32 instruction set, referred to as 'ARM' in Armv6 and Armv7 architectures

T32 instruction set

The T32 instruction set, referred to as 'Thumb' in Armv6 and Armv7 architectures





ARM Ref

arm Developer IP PRODUCTS

TOOLS AND SOFTWARE

ARCHITECTURES

INTERNET OF THINGS

COMMUNITY

SUPPORT

DOCUMENTATION

DOWNLOADS



A32 Instruction Set

A32 instructions, known as Arm instructions in pre-Armv8 architectures, are 32 bits wide, and are aligned on 4-byte boundaries. A32 instructions are supported by both A-profile and R-profile architectures.

A32 was traditionally used in applications requiring the highest performance, or for handling hardware exceptions such as interrupts and processor start-up. Much of its functionality was subsumed into T32 with the introduction of Thumb-2 technology.

Most A32 instructions only execute when previous instructions have set a particular condition code. This means that instructions only have their normal effect on the programmers' model operation, memory and coprocessors if the N, Z, C and V flags satisfy a condition specified in the instruction. If the flags do not satisfy this condition, the instruction acts as a NOP. This means that execution advances to the next instruction as normal, including any relevant checks for exceptions being taken, but has no other effect. This conditional execution of instructions allows small sections of if- and while-statements to be encoded without the use of branch instructions.

The condition codes are:

Condition Code	Meaning
N	Negative condition code. Set to 1 if result is negative.
Z	Zero condition code. Set to 1 if the result of the instruction is 0.
С	Carry condition code. Set to 1 if the instruction results in a carry condition.
V	Overflow condition code. Set to 1 if the instruction results in an overflow condition.







ARM Ref

arm Developer IP PRODUCTS

TOOLS AND SOFTWARE

ARCHITECTURES

INTERNET OF THINGS

COMMUNITY

SUPPORT

DOCUMENTATION

DOWNLOADS Q



Overview

Base ISAs ▼

Custom Instructions

DSP extensions ▼

Floating Point

SIMD ISAs -

Custom Instructions

Arm Custom Instructions support the intelligent and rapid development of fully integrated custom CPU instructions without software fragmentation

Learn more

DSP extensions

Arm Cortex processors with digital signal processing (DSP) extensions offer high performance signal processing with flexible, easy-to-use programming

Learn more

Floating Point

The Arm architecture provides high-performance and high-efficiency hardware support for floating-point operations in half-, single-, and double-precision arithmetic

Learn more

Helium

Arm Helium technology is an extension of the Armv8.1-M architecture and delivers a significant performance uplift for machine learning and digital signal processing applications

Neon

Arm Neon technology is an advanced Single Instruction Multiple Data (SIMD) architecture extension for the Arm Cortex-A processor series and for Cortex-R52 processors





ARM Ref

Contents

Chantar Ad

Instruction Set Assembly Guide for Armv7 and earlier Arm® architectures Reference Guide

Part A Instruction Set Overview

Ourantique of A Avah 22 state

Chapter AT	Overv	New Of AATCH32 State	
	A1.1	Terminology	A1-26
	A1.2	Changing between A32 and T32 instruction set states	A1-27
	A1.3	Processor modes, and privileged and unprivileged software execution	A1-28
	A1.4	Processor modes in Armv6-M, Armv7-M, and Armv8-M	A1-29
	A1.5	Registers in AArch32 state	A1-30
	A1.6	General-purpose registers in AArch32 state	A1-32
	A1.7	Register accesses in AArch32 state	A1-33
	A1.8	Predeclared core register names in AArch32 state	A1-34
	A1.9	Predeclared extension register names in AArch32 state	A1-35
	A1.10	Program Counter in AArch32 state	A1-36
	A1.11	The Q flag in AArch32 state	A1-37
	A1.12	Application Program Status Register	A1-38
	A1.13	Current Program Status Register in AArch32 state	A1-39
	A1.14	Saved Program Status Registers in AArch32 state	A1-40
	A1.15	A32 and T32 instruction set overview	A1-41





COMP122

ARM Ref

A1.1 Terminology

This document uses the following terms to refer to instruction sets.

Instruction sets for Army7 and earlier architectures were called the ARM and Thumb instruction sets.

This document describes the instruction sets for Armv7 and earlier architectures, but uses terminology that is introduced with Armv8:

A32

The A32 instruction set was previously called the ARM instruction set. It is a fixed-length instruction set that uses 32-bit instruction encodings.

T32

The T32 instruction set was previously called the Thumb instruction set. It is a variable-length instruction set that uses both 16-bit and 32-bit instruction.

AArch32

The AArch32 Execution state supports the A32 and T32 instruction sets.

The Arm 32-bit Execution state uses 32-bit general purpose registers, and a 32-bit program counter (PC), stack pointer (SP), and link register (LR). In implementations of the Arm architecture beforeArmv8, execution is always in AArch32 state.

Note	
14000	

Some examples and descriptions in this document might apply only to the armasm legacy assembler.





COMP122

ARM Ref

A1.6 General-purpose registers in AArch32 state

There are restrictions on the use of SP and LR as general-purpose registers.

With the exception of Armv6-M, Armv7-M, Armv8-M Baseline, and Armv8-M Mainline based processors, there are 33 general-purpose 32-bit registers, including the banked SP and LR registers. Fifteen general-purpose registers are visible at any one time, depending on the current processor mode. These are R0-R12, SP, and LR. The PC (R15) is not considered a general-purpose register.

SP (or R13) is the stack pointer. The C and C++ compilers always use SP as the stack pointer. Arm deprecates most uses of SP as a general purpose register. In T32 state, SP is strictly defined as the stack pointer. The instruction descriptions in Chapter C2 A32 and T32 Instructions on page C2-101 describe when SP and PC can be used.

In User mode, LR (or R14) is used as a *link register* to store the return address when a subroutine call is made. It can also be used as a general-purpose register if the return address is stored on the stack.

In the exception handling modes, LR holds the return address for the exception, or a subroutine return address if subroutine calls are executed within an exception. LR can be used as a general-purpose register if the return address is stored on the stack.





COMP122

ARM Ref

A1.8 Predeclared core register names in AArch32 state

Many of the core register names have synonyms.

The following table shows the predeclared core registers:

Table A1-2 Predeclared core registers in AArch32 state

Register names	Meaning	
r0-r15 and R0-R15	General purpose registers.	
a1-a4	Argument, result or scratch registers. These are synonyms for R0 to R3.	
v1-v8	Variable registers. These are synonyms for R4 to R11.	
SB	Static base register. This is a synonym for R9.	
IP	Intra-procedure call scratch register. This is a synonym for R12.	
SP	Stack pointer. This is a synonym for R13.	
LR	Link register. This is a synonym for R14.	
PC	Program counter. This is a synonym for R15.	

With the exception of \$1-84 and v1-v8, you can write the register names either in all upper case or all lower case.





COMP122

ARM Ref PC -

A1.10 Program Counter in AArch32 state

You can use the Program Counter explicitly, for example in some T32 data processing instructions, and implicitly, for example in branch instructions.

The Program Counter (PC) is accessed as PC (or R15). It is incremented by the size of the instruction executed, which is always four bytes in A32 state. Branch instructions load the destination address into the PC. You can also load the PC directly using data operation instructions. For example, to branch to the address in a general purpose register, use:

MOV PC, RB

During execution, the PC does not contain the address of the currently executing instruction. The address of the currently executing instruction is typically PC-8 for A32, or PC-4 for T32.

- Note

Arm recommends you use the BX instruction to jump to an address or to return from a function, rather than writing to the PC directly.





COMP122

ARM Ref PSW

A1.15 A32 and T32 instruction set overview

A32 and T32 instructions can be grouped by functional area.

All A32 instructions are 32 bits long. Instructions are stored word-aligned, so the least significant two bits of instruction addresses are always zero in A32 state.

T32 instructions are either 16 or 32 bits long. Instructions are stored half-word aligned. Some instructions use the least significant bit of the address to determine whether the code being branched to is T32 or A32.

Before the introduction of 32-bit T32 instructions, the T32 instruction set was limited to a restricted subset of the functionality of the A32 instruction set. Almost all T32 instructions were 16-bit. Together, the 32-bit and 16-bit T32 instructions provide functionality that is almost identical to that of the A32 instruction set.

The following table describes some of the functional groupings of the available instructions.

Instruction group	Description
Branch and control	These instructions do the following: Branch to subroutines. Branch backwards to form loops. Branch forward in conditional structures. Make the following instruction conditional without branching. Change the processor between A32 state and T32 state.
Duta processing	These instructions operate on the general-purpose registers. They can perform operations such as addition, subtraction, or bitwise logic on the contents of two registers and place the result in a third register. They can also operate on the value in a single register, or on a value in a register and an immediate value supplied within the instruction. Long multiply instructions give a 64-bit result in two registers.
Register load and store	These instructions load or store the value of a single register from or to memory. They can load or store a 32- bit word, a 16-bit halfword, or an 8-bit unsigned byte. Byte and halfword loads can either be sign extended or zero extended to fill the 32-bit register. A few instructions are also defined that can load or store 64-bit doubleword values into two 32-bit registers.
Multiple register load and store	These instructions load or store any subset of the general-purpose registers from or to memory.
Status register access	These instructions move the contents of a status register to or from a general-purpose register.





COMP122

ARM Ref PSW

A1.12 Application Program Status Register

The Application Program Status Register (APSR) holds the program status flags that are accessible in any processor mode.

It holds copies of the N, Z, C, and V condition flags. The processor uses them to determine whether or not to execute conditional instructions.

The APSR also holds:

- The Q (saturation) flag.
- The APSR also holds the GE (Greater than or Equal) flags. The GE flags can be set by the parallel
 add and subtract instructions. They are used by the SEL instruction to perform byte-based selection
 from two registers.

These flags are accessible in all modes, using the MSR and MRS instructions.

A1.13 Current Program Status Register in AArch32 state

The Current Program Status Register (CPSR) holds the same program status flags as the APSR, and some additional information.

It holds:

- The APSR flags.
- The processor mode.
- · The interrupt disable flags.
- The instruction set state (A32 or T32).
- The endianness state.
- · The execution state bits for the IT block.

The execution state bits control conditional execution in the IT block.

Only the APSR flags are accessible in all modes. Arm deprecates using an MSR instruction to change the endianness bit (E) of the CPSR, in any mode. Each exception level can have its own endianness, but mixed endianness within an exception level is deprecated.





ARM Ref

evel view					System lev				
	User	System	Hyp †	Supervisor	Abort	Undefined	Monitor ¹	IRQ	FIQ
R0	R0_usr								
R1	R1_usr								
R2	R2_usr								
R3	R3_usr					1			
R4	R4_usr								
R5	R5_usr								
R6	R6_usr								
R7	R7_usr								
R8	R8_usr								R8_fiq
R9	R9_usr								R9_fiq
R10	R10_usr								R10_fiq
R11	R11_usr	16							R11_fiq
R12	R12_usr	9	Description 1	1200	S28870			22,450,70	R12_fiq
SP	SP_usr		SP_hyp	SP_svc	SP_abt	SP_und	SP_mon	SP_irq	SP_fiq
LR	LR_usr			LR_svc	LR_abt	LR_und	LR_mon	LR_irq	LR_fiq
PC	PC								
APSR	CPSR								
	1		SPSR_hyp	SPSR_svc	SPSR_abt	SPSR_und	SPSR_mon	SPSR_irq	SPSR_fid
			ELR_hyp			A 700 10		7 - 7 - 7 - 7 - 7	

[#] Exists only in Secure state.

Cells with no entry indicate that the User mode register is used.

Figure A1-1 Organization of general-purpose registers and Program Status Registers

In Armv6-M, Armv7-M, Armv8-M Baseline, and Armv8-M Mainline based processors, SP is an alias for the two banked stack pointer registers:

- Main stack pointer register, that is only available in privileged software execution.
- Process stack pointer register.

[†] Exists only in Non-secure state.





COMP122

ARM Ref

A1.5 Registers in AArch32 state

Arm processors provide general-purpose and special-purpose registers. Some additional registers are available in privileged execution modes.

In all Arm processors in AArch32 state, the following registers are available and accessible in any processor mode:

- 15 general-purpose registers R0-R12, the Stack Pointer (SP), and Link Register (LR).
- 1 Program Counter (PC).
- 1 Application Program Status Register (APSR).

Note -

 SP and LR can be used as general-purpose registers, although Arm deprecates using SP other than as a stack pointer.

Additional registers are available in privileged software execution. Arm processors have a total of 43 registers. The registers are arranged in partially overlapping banks. There is a different register bank for each processor mode. The banked registers give rapid context switching for dealing with processor exceptions and privileged operations.

The additional registers in Arm processors are:

- 2 supervisor mode registers for banked SP and LR.
- 2 abort mode registers for banked SP and LR.
- 2 undefined mode registers for banked SP and LR.
- 2 interrupt mode registers for banked SP and LR.
- 7 FIQ mode registers for banked R8-R12, SP and LR.
- 2 monitor mode registers for banked SP and LR.
- 1 Hyp mode register for banked SP.
- 7 Saved Program Status Register (SPSRs), one for each exception mode.
- 1 Hyp mode register for ELR Hyp to store the preferred return address from Hyp mode.





ARM Instruction Set





COMP122

Summary

ARM Ref

C2.1 A32 and T32 instruction summary

Mnemonic	Brief description
ADC, ADD	Add with Carry, Add
ADR	Load program or register-relative address (short range)
AND	Logical AND
ASR	Arithmetic Shift Right
В	Branch
BFC, BFI	Bit Field Clear and Insert
BIC	Bit Clear
BKPT	Software breakpoint
BL	Branch with Link
BLX, BLXNS	Branch with Link, change instruction set, Branch with Link and Exchange (Non-secure)
BX, BXNS	Branch, change instruction set, Branch and Exchange (Non-secure)
CBZ, CBNZ	Compare and Branch if {Non}Zero
CDP	Coprocessor Data Processing operation
CDP2	Coprocessor Data Processing operation
CLREX	Clear Exclusive
CLZ	Count leading zeros





CMN, CMP	Compare Negative, Compare
CPS	Change Processor State
CRC32	CRC32
CRC32C	CRC32C
CSDB	Consumption of Speculative Data Barrier
DBG	Debug
DCPS1	Debug switch to exception level 1
DCPS2	Debug switch to exception level 2
DCPS3	Debug switch to exception level 3
DMB, DSB	Data Memory Barrier, Data Synchronization Barrier
DSB	Data Synchronization Barrier
EOR	Exclusive OR
ERET	Exception Return
ESB	Error Synchronization Barrier
HLT	Halting breakpoint
HVC	Hypervisor Call





COMP122

Mnemonic	Brief description
ISB	Instruction Synchronization Barrier
IT	If-Then
LDAEX, LDAEXB, LDAEXH, LDAEXD	Load-Acquire Register Exclusive Word, Byte, Halfword, Doubleword
LDC, LDC2	Load Coprocessor
LDM	Load Multiple registers
LDR	Load Register with word
LDA, LDAB, LDAH	Load-Acquire Register Word, Byte, Halfword
LDRB	Load Register with Byte
LDRBT	Load Register with Byte, user mode
LDRD	Load Registers with two words
LDREX, LDREXB, LDREXH, LDREXD	Load Register Exclusive Word, Byte, Halfword, Doubleword
LDRH	Load Register with Halfword
LDRHT	Load Register with Halfword, user mode
LDRSB	Load Register with Signed Byte
LDRSBT	Load Register with Signed Byte, user mode
LDRSH	Load Register with Signed Halfword
LDRSHT	Load Register with Signed Halfword, user mode
LDRT	Load Register with word, user mode





COMP122

LSL, LSR	Logical Shift Left, Logical Shift Right
MCR	Move from Register to Coprocessor
MCRR	Move from Registers to Coprocessor
MLA	Multiply Accumulate
MLS	Multiply and Subtract
MOV	Move
MOVT	Move Top
MRC	Move from Coprocessor to Register
MRRC	Move from Coprocessor to Registers
MRS	Move from PSR to Register
MSR	Move from Register to PSR
MUL	Multiply
MVN	Move Not
NOP	No Operation
ORN	Logical OR NOT
ORR	Logical OR
РКНВТ, РКНТВ	Pack Halfwords





COMP122

Mnemonic	Brief description
PLD	Preload Data
PLDW	Preload Data with intent to Write
PLI	Preload Instruction
PUSH, POP	PUSH registers to stack, POP registers from stack
QADO, QDADO, QOSUB, QSUB	Saturating arithmetic
QADD8, QADD16, QASX, QSUB8, QSUB16, QSAX	Parallel signed saturating arithmetic
RBIT	Reverse Bits
REV, REV16, REVSH	Reverse byte order
RFE	Return From Exception
ROR	Rotate Right Register
RRX	Rotate Right with Extend
RSB	Reverse Subtract
RSC	Reverse Subtract with Carry
SADD8, SADD16, SASX	Parallel Signed arithmetic
SBC	Subtract with Carry
SBFX, UBFX	Signed, Unsigned Bit Field eXtract
SDIV	Signed Divide





COMP122

SEL	Select bytes according to APSR GE flags
SETEND	Set Endianness for memory accesses
SETPAN	Set Privileged Access Never
SEV	Set Event
SEVL	Set Event Locally
SG	Secure Gateway
SHADD8, SHADD16, SHASX, SHSUB8, SHSUB16, SHSAX	Parallel Signed Halving arithmetic
SMC	Secure Monitor Call
SMLAxy	Signed Multiply with Accumulate (32 <= 16 x 16 + 32)
SMLAD	Dual Signed Multiply Accumulate
	(32 <= 32 + 16 x 16 + 16 x 16)
SMLAL	Signed Multiply Accumulate (64 <= 64 + 32 x 32)
SMLALxy	Signed Multiply Accumulate (64 <= 64 + 16 x 16)
SMLALD	Dual Signed Multiply Accumulate Long
	(64 <= 64 + 16 x 16 + 16 x 16)
SMLAWy	Signed Multiply with Accumulate (32 <= 32 x 16 + 32)





COMP122

Mnemonic	Brief description		
SMLSD	Dual Signed Multiply Subtract Accumulate		
	(32 <= 32 + 16 x 16 - 16 x 16)		
SMLSLD	Dual Signed Multiply Subtract Accumulate Long		
7	(64 <= 64 + 16 x 16 - 16 x 16)		
SMMLA	Signed top word Multiply with Accumulate (32 <= TopWord(32 x 32 + 32))		
SMMLS	Signed top word Multiply with Subtract (32 <= TopWord(32 - 32 x 32))		
SMMUL	Signed top word Multiply (32 <= TopWord(32 x 32))		
SMUAD, SMUSD	Dual Signed Multiply, and Add or Subtract products		
SMULxy	Signed Multiply (32 <= 16 x 16)		
SMULL	Signed Multiply (64 <= 32 x 32)		
SMULWy	Signed Multiply (32 <= 32 x 16)		
SRS Store Return State			
SSAT	Signed Saturate		
SSAT16	Signed Saturate, parallel halfwords		
SSUB8, SSUB16, SSAX	Parallel Signed arithmetic		
STC	Store Coprocessor		
STM	Store Multiple registers		
STR	Store Register with word		





STRB	Store Register with Byte		
STRBT	Store Register with Byte, user mode		
STRD	Store Registers with two words		
STREX, STREXB, STREXH,STREXD	Store Register Exclusive Word, Byte, Halfword, Doubleword		
STRH	Store Register with Halfword		
STRHT	Store Register with Halfword, user mode		
STL, STLB, STLH	Store-Release Word, Byte, Halfword		
STLEX, STLEXB, STLEXH, STLEXD	Store-Release Exclusive Word, Byte, Halfword, Doubleword		
STRT	Store Register with word, user mode		
SUB	Subtract		
SUBS pc, 1r	Exception return, no stack		
SVC (formerly SWI)	Supervisor Call		
SXTAB, SXTAB16, SXTAH	Signed extend, with Addition		
SXTB, SXTH	Signed extend		
SXTB16	Signed extend		
SYS	Execute System coprocessor instruction		
TBB, TBH	Table Branch Byte, Halfword		





COMP122

	/ IIIIVI ICI		
Mnemonic Brief description			
TEQ	Test Equivalence		
TST	Test		
TT, TTT, TTA, TTAT	Test Target (Alternate Domain, Unprivileged)		
UADD8, UADD16, UASX	Parallel Unsigned arithmetic		
UDF	Permanently Undefined		
UDIV	Unsigned Divide		
UHADD8, UHADD16, UHASX, UHSUB8, UHSUB16, UHSAX	Parallel Unsigned Halving arithmetic		
UMAAL	Unsigned Multiply Accumulate Accumulate Long		
v	(64 <= 32 + 32 + 32 x 32)		
UMLAL, UMULL	Unsigned Multiply Accumulate, Unsigned Multiply		
	(64 <= 32 x 32 + 64), (64 <= 32 x 32)		
UQADD8, UQADD16, UQASX, UQSUB8, UQSUB16, UQSAX	Parallel Unsigned Saturating arithmetic		
USAD8	Unsigned Sum of Absolute Differences		
USADAB	Accumulate Unsigned Sum of Absolute Differences		
USAT	Unsigned Saturate		
USAT16	Unsigned Saturate, parallel halfwords		
USUB8, USUB16, USAX	Parallel Unsigned arithmetic		
UXTAB, UXTAB16, UXTAH	Unsigned extend with Addition		
UXTB, UXTH	Unsigned extend		
UXTB16 Unsigned extend			
V*	See Chapter C3 Advanced SIMD Instructions (32-bit) on page C3-387 and Chapter C4 Floating-point Instructions (32-bit) on page C4-545		
WFE, WFI, YIELD	Wait For Event, Wait For Interrupt, Yield		





COMP122

VIP122		Details	ARM Ref	-
Chapter C2	A32 a	and T32 Instructions		
	C2.1	A32 and T32 instruction summary		C2-106
	C2.2	Instruction width specifiers		C2-111
	C2.3	Flexible second operand (Operand2)		C2-112
	C2.4	Syntax of Operand2 as a constant		C2-113
	C2.5	Syntax of Operand2 as a register with optional shift		C2-114
	C2.6	Shift operations		C2-115
	C2.7	Saturating instructions		C2-118
	C2.8	ADC		C2-119
	C2.9	ADD	(C2-121
	C2.10	ADR (PC-relative)	(C2-124
	C2.11	ADR (register-relative)	(C2-126
	C2.12	AND		C2-128
	C2.13	ASR		C2-130
	C2.14	В		C2-132
	C2.15	BFC		C2-134
	C2.16	BFI	(C2-135
	C2.17	BIC	(C2-136
	C2.18	BKPT		C2-138
	C2.19	BL		C2-139
	C2.20	BLX, BLXNS	(C2-140
	C2.21	BX, BXNS		
	C2 22	RYI		02-144

 CBZ and CBNZ
 C2-145

 CDP and CDP2
 C2-146





\cap	M	D1	つつ
	IVI	ГΊ	

C2.24	CDP and CDP2	ANIVI NEI	C2-146
C2.25	CLREX		C2-147
C2.26	CLZ		C2-148
C2.27	CMP and CMN		C2-149
C2.28	CPS		C2-151
C2.29	CRC32		C2-153
C2.30	CRC32C		C2-154
C2.31	CSDB		C2-155
C2.32	DBG		
C2.33	DMB		C2-158
C2.34	DSB		C2-160
C2.35	EOR		C2-162
C2.36	ERET		
C2.37	ESB		
C2.38	HLT		C2-166
C2.39	HVC		C2-167
C2.40	ISB		C2-168
C2.41	<i>IT</i>		
C2.42	LDA		C2-172





COMP122

		ARM Ref
C2.43	LDAEX	
C2.44	LDC and LDC2	C2-175
C2.45	LDM	C2-177
C2.46	LDR (immediate offset)	C2-179
C2.47	LDR (PC-relative)	C2-181
C2.48	LDR (register offset)	C2-183
C2.49	LDR (register-relative)	
C2.50	LDR, unprivileged	
C2.51	LDREX	C2-189
C2.52	LSL	C2-191
C2.53	LSR	C2-193
C2.54	MCR and MCR2	C2-195
C2.55	MCRR and MCRR2	C2-196
C2.56	MLA	C2-197
C2.57	MLS	C2-198
C2.58	MOV	C2-199
C2.59	MOVT	C2-201
C2.60	MRC and MRC2	C2-202
C2.61	MRRC and MRRC2	C2-203
C2.62	MRS (PSR to general-purpose register)	
C2.63	MRS (system coprocessor register to general-purpose reg	gister) C2-206
C2.64	MSR (general-purpose register to system coprocessor reg	gister) C2-207
C2.65	MSR (general-purpose register to PSR)	
C2.66	MUL	C2-210
C2.67	MVN	C2-211



ARM Conditionals



ARM Ref

C1.10 Condition code suffixes and related flags

Condition code suffixes define the conditions that must be met for the instruction to execute.

The following table shows the condition codes that you can use and the flag settings they depend on:

Table C1-1 Condition code suffixes

Table C1-2 Condition code suffixes and related flags

Suffix	Meaning	
EQ	Equal	
NE	Not equal	
cs	Carry set (identical to HS)	
HS	Unsigned higher or same (identical to CS)	
cc	Carry clear (identical to LO)	
LO	Unsigned lower (identical to CC)	
MI	Minus or negative result	
PL	Positive or zero result	
V5	Overflow	
vc	No overflow	
HI	Unsigned higher	
LS	Unsigned lower or same	
GE	Signed greater than or equal	
LT	Signed less than	
GT	Signed greater than	
LE	Signed less than or equal	
AL	Always (this is the default)	

Suffix	Flags	Meaning	
EQ	Z set	Equal	
NE	Z clear	Not equal	
CS or HS	C set	Higher or same (unsigned >=)	
CC or LO	C clear	Lower (unsigned <)	
MI	N set	Negative	
PL	N clear	Positive or zero	
VS.	V set	Overflow	
VC	V clear	No overflow	
HI	C set and Z clear	Higher (unsigned >)	
LS	C clear or Z set	Lower or same (unsigned <=)	
GE	N and V the same	Signed >=	
LT	N and V differ	Signed <	
GT	Z clear, N and V the same	Signed >	
LE	Z set, N and V differ	Signed <=	
AL	Any	Always. This suffix is normally omitted.	





ADMA Dof

CO	ΝЛ	D1	22
CO	IVI	LT	ZZ

00.00	NOD	AKIVI KEI	
	NOP		J2-213
C2.69	ORN (T32 only)		
C2.70	ORR		
C2.71	PKHBT and PKHTB	(C2-217
C2.72	PLD, PLDW, and PLI	(C2-219
C2.73	POP	(C2-221
C2.74	PUSH	(C2-222
C2.75	QADD	(C2-223
C2.76	QADD8	(C2-224
C2.77	QADD16 Q Saturating ::= limit on overflow	w	C2-225
C2.78	QASX	(C2-226
C2.79	QDADD		C2-227
C2.80	QDSUB	(C2-228
C2.81	QSAX	(C2-229
C2.82	QSUB	(C2-230
C2.83	QSUB8	(C2-231
C2.84	QSUB16	(C2-232
C2.85	RBIT		C2-233
C2.86	REV		C2-234
C2.87	REV16	(C2-235
C2.88	REVSH	(C2-236
C2.89	RFE	(C2-237
C2.90	ROR	(C2-239
C2.91	RRX	(C2-241
C2.92	RSB		C2-243





COMP122

Q

ARM Ref

C2.7 Saturating instructions

Some A32 and T32 instructions perform saturating arithmetic.

The saturating instructions are:

- QADD.
- QDADD
- QDSUB.
- QSUB.
- SSAT.
- USAT.

❖ Saturating ::= limit on overflow

Some of the parallel instructions are also saturating.

Saturating arithmetic

Saturation means that, for some value of 2ⁿ that depends on the instruction:

- For a signed saturating operation, if the full result would be less than -2ⁿ, the result returned is -2ⁿ.
- · For an unsigned saturating operation, if the full result would be negative, the result returned is zero.
- If the full result would be greater than 2ⁿ-1, the result returned is 2ⁿ-1.

When any of these occurs, it is called saturation. Some instructions set the Q flag when saturation occurs.

- Note

Saturating instructions do not clear the Q flag when saturation does not occur. To clear the Q flag, use an MSR instruction.





COMP122	CO	M	P1	.22
---------	----	---	----	-----

	ARM Ret
C2.93 RSC	
C2.94 SADD8 Parallel – Byte/Halfword	C2-247
C2.95 SADD16 Parallel – Byte/Halfword	C2-249
C2.96 SASX	C2-251
C2.97 SBC	C2-253
C2.98 SBFX	C2-255
C2.99 SDIV	C2-256
C2.100 SEL	C2-257
C2.101 SETEND	C2-259
C2.102 SETPAN	
C2.103 SEV	
C2.104 SEVL	C2-262
C2.105 SG	
C2.106 SHADD8	C2-264
C2.107 SHADD16	62-200
C2.108 SHASX	
C2.109 SHSAX	
C2.110 SHSUB8	C2-268
C2.111 SHSUB16	
C2.112 SMC	
C2.113 SMLAxy	
C2.114 SMLAD	
C2.115 SMLAL	
C2.116 SMLALD	
C2.117 SMLALxy	C2-276





COM	P122
-----	------

	— ARM Ref ——
C2.118 SMLAWy	
C2.119 SMLSD	C2-279
C2.120 SMLSLD	C2-280
C2.121 SMMLA	C2-281
C2.122 SMMLS	C2-282
C2.123 SMMUL	C2-283
C2.124 SMUAD	C2-284
C2.125 SMULxy	C2-285
C2.126 SMULL	C2-286
C2.127 SMULWy	C2-287
C2.128 SMUSD	C2-288
C2.129 SRS	C2-289
C2.130 SSAT	C2-291
C2.131 SSAT16	C2-292
C2.132 SSAX	C2-293
C2.133 SSUB8	C2-295
C2.134 SSUB16	C2-297
C2.135 STC and STC2	C2-299
C2.136 STL	
C2.137 STLEX	C2-302
C2.138 STM	C2-304
C2.139 STR (immediate offset)	C2-306
C2.140 STR (register offset)	C2-308
C2.141 STR, unprivileged	C2-310
C2.142 STREX	C2-312





	\cap	NΛ	D	1	7	7
U	U	M	۲	Τ	Z	Z

	ARM R	et -	
	SUBU ARM R		
	SUBS pc, Ir		
	SVC		
	SWP and SWPB		
C2.147	SXTAB	C2-3	321
C2.148	SXTAB16	C2-3	323
C2.149	SXTAH	C2-3	325
C2.150	SXTB	C2-3	327
C2.151	SXTB16	C2-3	329
C2.152	SXTH	C2-3	330
C2.153	SYS	C2-3	332
C2.154	TBB and TBH	C2-3	333
C2.155	TEQ	C2-3	334
C2.156	<i>TST</i>	C2-3	336
	TT, TTT, TTA, TTAT		
C2.158	UADD8. UADD16	C2-3	340
C2.159	UADD16	C2-3	342
C2.160	UASX	C2-3	344
C2.161	UBFX	C2-3	346
C2.162	UDF	C2-3	347
C2.163	UDIV	C2-3	348
C2.164	UHADD8	C2-3	349
	UHADD16		
	UHASX		
C2.167	UHSAX	C2-3	352
	UHSUB8		





COMP1	.22
-------	-----

C2.168 UHSUB8	ARIVI Rei 2-353
C2.169 UHSUB16	C2-354
C2.170 UMAAL	C2-355
C2.171 UMLAL	C2-356
C2.172 UMULL	C2-357
C2.173 UQADD8	C2-358
C2.174 UQADD16	C2-359
C2.175 UQASX	C2-360
C2.176 UQSAX	C2-361
C2.177 UQSUB8	C2-362
C2.178 UQSUB16	C2-363
C2.179 USAD8	C2-364
C2.180 USADA8	C2-365
C2.181 USAT	C2-366
C2.182 USAT16	C2-367
C2.183 USAX	C2-368
C2.184 USUB8	C2-370
C2.185 USUB16	
C2.186 UXTAB	C2-373
C2.187 UXTAB16	C2-375
C2.188 UXTAH	C2-377
C2.189 UXTB	
C2.190 UXTB16	C2-381
C2.191 UXTH	C2-382
C2.192 WFE	C2-384





COMP122

F-THEN

Conditional Execution of Following Instruction

ARM Ref

IT

The IT (If-Then) instruction makes a single following instruction (the IT block) conditional. The conditional instruction must be from a restricted set of 16-bit instructions.

Syntax

IT cond

where:

cond

specifies the condition for the following instruction.

Deprecated syntax

 $IT{x{y{z}}}$ {cond}

where:

×

specifies the condition switch for the second instruction in the IT block.

У

specifies the condition switch for the third instruction in the IT block.

z

specifies the condition switch for the fourth instruction in the IT block.

cond

specifies the condition for the first instruction in the IT block.

The condition switches for the second, third, and fourth instructions in the IT block can be either:

T Then. Applies the condition cond to the instruction.

Usage

E

Else. Applies the inverse condition of cond to the instruction.

The IT block can contain between two and four conditional instructions, where the conditions can be all the same, or some of them can be the logical inverse of the others, but this is deprecated in Armv8.

The conditional instruction (including branches, but excluding the BKPT instruction) must specify the condition in the {cond} part of its syntax.

You are not required to write IT instructions in your code, because the assembler generates them for you automatically according to the conditions specified on the following instructions. However, if you do write IT instructions, the assembler validates the conditions specified in the IT instructions against the conditions specified in the following instructions.





COMP122

MOV

ARM Ref

C2.58 MOV

Move.

Syntax

MOV(S){cond} Rd, Operand2 MOV{cond} Rd, #imm16

where:

5

is an optional suffix. If S is specified, the condition flags are updated on the result of the operation.

cond

is an optional condition code.

Rd

is the destination register.

Operand2

is a flexible second operand.

inn16

is any value in the range 0-65535.

Operation

The MOV instruction copies the value of Operand2 into Rd.

In certain circumstances, the assembler can substitute MVN for MOV, or MOV for MVN. Be aware of this when reading disassembly listings.





PSR

ARM Ref

C2.62 MRS (PSR to general-purpose register)

Move the contents of a PSR to a general-purpose register.

Syntax

MRS{cond} Rd, psr where: cond is an optional condition code. Rd is the destination register. psr is one of: APSR on any processor, in any mode. CPSR deprecated synonym for APSR and for use in Debug state, on any processor except Army7-M and Army6-M. SPSR on any processor, except Army6-M, Army7-M, Army8-M Baseline, and Army8-M Mainline, in privileged software execution only. Mpsr on Armv6-M, Armv7-M, Armv8-M Baseline, and Armv8-M Mainline processors only. Mosr can be any of: IPSR, EPSR, IEPSR, IAPSR, EAPSR, MSP, PSP, XPSR, PRIMASK, BASEPRI, BASEPRI_MAX, FAULTMASK, or CONTROL.

Usage

Use MRS in combination with MSR as part of a read-modify-write sequence for updating a PSR, for example to change processor mode, or to clear the Q flag.

In process swap code, the programmers' model state of the process being swapped out must be saved, including relevant PSR contents. Similarly, the state of the process being swapped in must also be restored. These operations make use of MRS/store and load/MSR instruction sequences.





COMP122

Syscall

ARM Ref

C2.145 SVC

SuperVisor Call.

Syntax

SVC(cond) #imm

where:

cond

is an optional condition code.

ine

is an expression evaluating to an integer in the range:

- 0 to 2²⁴-1 (a 24-bit value) in an A32 instruction.
- 0-255 (an 8-bit value) in a T32 instruction.

Operation

The SVC instruction causes an exception. This means that the processor mode changes to Supervisor, the CPSR is saved to the Supervisor mode SPSR, and execution branches to the SVC vector.

LMW is ignored by the processor. However, it can be retrieved by the exception handler to determine what service is being requested.

- Note -

SVC was called SWI in earlier versions of the A32 assembly language. SWI instructions disassemble to SVC, with a comment to say that this was formerly SWI.

Condition flags

This instruction does not change the flags.

C2.112 SMC

Secure Monitor Call.

Syntax

SMC{cond} #imm4

where:

cond

is an optional condition code.

inne

is a 4-bit immediate value. This is ignored by the Arm processor, but can be used by the SMC exception handler to determine what service is being requested.





---- Wait

ARM Ref

C2.193 WFI

Wait for Interrupt.

Syntax

WFI{cond}

where:

cond

is an optional condition code.

C2.192 WFE

Wait For Event.

Syntax

WFE{cond}

where:

cond

is an optional condition code.

Operation

This is a hint instruction. It is optional whether this instruction is implemented or not. If this instruction is not implemented, it executes as a NOP. The assembler produces a diagnostic message if the instruction executes as a NOP on the target.

WFI suspends execution until one of the following events occurs:

- · An IRQ interrupt, regardless of the CPSR I-bit.
- An FIQ interrupt, regardless of the CPSR F-bit.
- · An Imprecise Data abort, unless masked by the CPSR A-bit.
- A Debug Entry request, regardless of whether Debug is enabled.

Operation

This is a hint instruction. It is optional whether this instruction is implemented or not. If this instruction is not implemented, it executes as a NOP. The assembler produces a diagnostic message if the instruction executes as a NOP on the target.

If the Event Register is not set, WFE suspends execution until one of the following events occurs:

- An IRQ interrupt, unless masked by the CPSR I-bit.
- An FIQ interrupt, unless masked by the CPSR F-bit.
- · An Imprecise Data abort, unless masked by the CPSR A-bit.
- A Debug Entry request, if Debug is enabled.
- An Event signaled by another processor using the SEV instruction, or by the current processor using the SEVL instruction.

If the Event Register is set, WFE clears it and returns immediately.

If WFE is implemented, SEV must also be implemented.





COMP122

ARM Ref

Chapter C3	Adva	nced SIMD Instructions (32-bit)	
	C3.1	Summary of Advanced SIMD instructions	C3-391
	C3.2	Summary of shared Advanced SIMD and floating-point instructions	C3-394
	C3.3	Interleaving provided by load and store element and structure instructions	C3-395
	C3.4	Alignment restrictions in load and store element and structure instructions	C3-396
	C3.5	FLDMDBX, FLDMIAX	C3-397
	C3.6	FSTMDBX, FSTMIAX	C3-398
	C3.7	VABA and VABAL	C3-399
	C3.8	VABD and VABDL	
	C3.9	VABS	C3-401
	C3.10	VACLE, VACLT, VACGE and VACGT	C3-402
	C3.11	VADD	C3-403
	C3.12	VADDHN	C3-404
	C3.13	VADDL and VADDW	C3-405

❖ SIMD ::= vector operations





Crypto Helpers

ARM Ref

Chapter C5 A32/T32 Cryptographic Algorithms

Table C5-1 Summary of A32/T32 cryptographic instructions

Mnemonic	Brief description
AESD	AES single round decryption
AESE	AES single round encryption
AESIMC	AES inverse mix columns
AESMC	AES mix columns
SHA1C	SHA1 hash update (choose)
SHA1H	SHA1 fixed rotate
SHA1M	SHA1 hash update (majority)
SHA1P	SHA1 hash update (purity)
SHA1SU0	SHA1 schedule update 0
SHA1SU1	SHA1 schedule update 1
SHA256H2	SHA256 hash update part 2
SHA256H	SHA256 hash update part 1
SHA256SU0	SHA256 schedule update 0
SHA256SU1	SHA256 schedule update 1