



#### by Dr Jeff Drobman Dr Jeff Software **Part 2 Chips** (IC's & MPU's)

## $Index$  eff Drobm



#### Part 2: **Chips**

*❖ History* of Silicon Valley & Chips **V**Microprocessors (MPU/MCU)  $\Box$  Microprocessor Timeline (Exhaustive) **V** Early RISC MPU's **■ AMD 29K, Intel i960, MIPS R2/3/4000**  $\triangle$  **Advanced RISC MPU's ■ Apple, Intel Core, AMD Zen, Mobile SoC**  $\dots$ **Chips & Wafer Fabs** (see separate file) **Q** Moore's Law *<u>☆* Memories</u> **V** Logic (& Bit-Slice MPU) **V** Debug/Test, JTAG



#### Chips  $2Q23-1Q24$





## Tech Titan Timeline



**DR JEFF** 

 $\mathbf{S}$ 



 $\Box$  NXPI \$3.3



## Transistors

## The Transistor <del>Conservation</del>







#### size =  $\approx$ 1 inch

#### **1947** ushered in the era of *Microelectronics*

A transistor is a semiconductor device used to amplify or switch electronic signals and electrical power. It is composed of semiconductor material usually with at least three terminals for connection to an external circuit. A voltage or current applied to one pair of the transistor's terminal



 $\cdot$  **1947- Bipolar point/junction**  $\cdot$  1959- Planar bipolar [10]\*

- $\cdot$  1964- MOS (P-channel) [100]
- $\cdot$  1972- MOS (N-channel) [1,000]
- $\div$  **1978- CMOS [4,000]**
- $\cdot$  1990- sub-micron [10,000]
- $\div$  **2000- 100 nm [100,000]**
- $\div$  **2011- FinFET [1,000,000]**
- $\cdot$  **2022- 5nm [50,000,000,000]**

Transistors have been shrunk every 2 years according to *Moore's Law*



\*no. of transistors  $\bullet \bullet$  yields  $\rightarrow$  ~1M devices per cm<sup>2</sup>

# Viewing Transistors



#### How are billions of transistors compressed into a single chip? Can a transistor in the chip be seen with a microscope?



Quora

#### **Jeff Drobman**

Works at Dr Jeff Software  $\cdot$  Just now  $\cdot$   $\circledast$ 

once a chip is complete, only the top few layers of metal interconnect are visible (unless etched away), a single transistor is way too small to be readily identified, as they are now as small as about 25-40 nm in overall size. note that a "5nm" node means that only the channel length is that small. the overall transistor size, and pitch, is more like 25–40 nm.

### Transistor Atoms





Al Kordesch, Semiconductor Device Modeling Answered Feb 1, 2019

How many atoms are in a typical transistor in a chip?<br>Short Answer: 49,000 atoms!

Apple's iPhone XS uses 7 nanometer transistors. So let's estimate how many atoms are in one of them. Excluding the connecting wires and other parts, I'm just going to calculate the size of the active part, the "channel" under the gate. The volume of the channel is about (7 nm long)  $x$  (7 nm deep)  $x$  (20 nm wide). The atomic density of silicon is 5E+28 atoms per cubic meter. So let's go!

Number of atoms  $n =$  volume x density

 $n = (980E-27) \times (5E+28) = 49,000$  atoms.

*Silicon* atomic radius = .111nm  $\rightarrow$  4.5 atoms/nm

Cubic:  $4.5^3 = 91$  atoms/cu nm

Channel volume @5n: 5x5x18 = **450** cu nm

Cubic: 91\*450 = **40,950** atoms/channel

# Bipolar Transistors





DR JEFF

# Bipolar/MOSFET Transistors Deff Drobmar



- ❖ Current flows opposite electrons (C->E, S->D)
- $\clubsuit$  B, G are inputs (H/L)
- $*$  **B, G voltages turn transistor ON/OFF**
- ❖ Outputs (not shown) are tied to C, D





# Chip History

# Levels of Integration







## 1st Flip-Flop Chips





Fairchild Semiconductor 1961 Micrologic Family announcement brochure

# 1st Flip-Flop Chips

**DR JEFF** 

.RE





The first Fairchild integrated circuit contained four transistors. Photo: Fairchild Semiconductor

## Old Computer Tech Deff Drobman



#### Discretes R/T

This is a circuit board from an IBM 7040, built in 1963.

*Discrete* Transistors



There are no small components there. Those horizontal cylinders are maybe half an inch (12mm) long.

### Old Computer Tech Deff Drobman



MSI/LSI IC's

#### This is a serial interface board for a DEC PDP-11



The integrated circuits were very simple with only a few dozen transistors in, so they didn't need very precise machines to make them. The boards could still be assembled by hand.

#### Old Computer Tech Drobman SOF



LSI IC's

This is the second computer I assembled, the Acorn Atom



# New Computer Tech Designed





# IBM PC Chips **DES.** SOFTWARE





#### **DR JEFF** IBM PC – Large Motherboard



The memory is organised in four banks in the bottom right corner of the motherboard - in this case there are four 64KB banks, adding up to a total of 256KB

#### 1947-68

#### Early Semiconductors & IC's MILESTONES

**→** Transistor invented (Bell Labs' Bardeen, Brattain, **Shockley**) - point contact fo v Bipolar junction transistor (BJT) invented by Wm Shockley **External Semiconductor Laboratory** founded as a division of Beckman Instruments Ø Shockley hires his PhD students **Robert Noyce, Gordon Moore**, et al. v "Traitorous 8" leave Shockley Labs, found **Fairchild Semiconductor TI– Jack Kilby** tests the world's first integrated circuit (SgI-transistor oscillator on v **Jean Hoerni** of Fairchild demos his "planar process" (world first) Ø **Bob Noyce** documents a method for building ICs using that planar process  $\triangleleft$  Fairchild group makes first IC  $\triangleright$  [Courts and the tech community decided to give equal rights to the invention of the IC to both v **MOS** (linear) invented: first MOSFET amplifier demonstrated v standard logic families are introduced using DTL and TTL structures **EMOS** process was invented by Fairchild Semiconductor in a 1963 paper and **\*** MOS (digital)– 1<sup>st</sup> products released by General Microelectronics for a calcul v **Linear** IC's– 1st analog ICs introduced by Fairchild Semiconductor **Ex** Moore's Law born - Gordon Moore publishes his first version v **CMOS**– 1st parts by RCA  $\div$  **ROM**– 1<sup>st</sup> Semiconductor v **DIP** packages **❖ RAM-- Bipolar RAMs (SRAM) introduced**  $\div$  DRAM-IBM conceives DRAM cell (1T, 1C) Fairchild 1957 1956 1951 1947 1959 1964 1966 Mar trans IC May 1960 1963 Apr 1965 **MOS** RAM

**❖ CMOS SRAM** - 1<sup>st</sup> parts by RCA 1968



2020 ❖ ARM intro's "backside power" process Mfg -- process

### Jeff Drobman Silicon Valley ©2016-23





Portion of Silicon Valley map. drawn by Maryanne Regal Hoburg (1982). Courtesy: The David Rumsey Map Center, **Stanford University Library** 

# Silicon Valley Davis Der Drobman SOF









## Founding Fathers









https://computerhistory.org/blog/beckman-shockleyand-the-60th-anniversary-of-the-birth-of-silicon-valley

#### CHM BLOG CURATORIAL INSIGHTS, REMARKABLE PEOPLE

#### **BECKMAN. SHOCKLEY AND THE 60TH ANNIVERSARY** OF THE BIRTH OF **SILICON VALLEY**

By David Laws | February 10, 2016



# $M_{\tiny \text{Museum}}^{\tiny \text{Computer}}$  CHM on Shockley Defi Drobn



None would have the same lasting impact on the fortunes of the future Silicon Valley and beyond as Dr. Arnold Beckman's disclosure of an agreement signed the previous day for "the establishment in the Stanford community of the Shockley Semiconductor Laboratory to develop and produce transistors and other semiconductor devices."

#### **ABOUT THE AUTHOR**

David A. Laws [AMD 1975-1986, V.P. Business Development] is a high-technology business consultant with a focus on marketing and strategic planning. He earned a B.Sc. (Physics) in the UK and after moving to California in 1968 worked for Silicon Valley companies, including Fairchild Semiconductor, Advanced Micro Devices (AMD), and Altera Corporation, in roles from product marketing engineer to CEO.



### My Genesis Article



#### **Genesis: A Silicon Valley Tale**



#### **ARTICLE** ECH HIS.  $\bullet$ R Y

#### **Highlights**

- **Fairchild founding** ❖
- Intel founding ❖
- **AMD history** ❖
- **AMD** Intel rivalry ❖
- **Search for CMOS** ❖
- **RISC CPU Architecture** ❖
- **Legendary Parties & Conferences** ❖
- **Anecdotes** ❖
- **Valley Significant Others** ❖
- **Genesis org-chart** ❖
- **Process Technology Evolution** ❖
- **Anniversaries of Technologies** ❖



BY

D R





## My Genesis Article



#### **The Legend**

It has long been *legendary* that companies in Silicon Valley got started in garages and beach houses, and I am setting the record straight: *It is true*. **Apple**  was started in Steve Wozniak's garage, when friend Steve Jobs came by and saw his hobby computer. **Advanced Micro Devices** (AMD) got its start in founding president Jerry Sanders' rented Malibu beach house, on a chilly December evening in 1968 – though the house was heated considerably by those entrepreneurial fires. AMD was incorporated 5 months later (May 1969).







https://www.eetimes.com/the-new-silicon-frontier-chapter-4-startup**fever-and-venture-capital/**<br>**DESIGNLINES** LEE LIFE

#### The New Silicon Frontier Chapter **Startup Fever and Venture Capita**

#### **MELTING POT FOR THE FAIRCHILDREN**

Sheldon Roberts, Eugene Kleiner, and Jean Hoerni's collective decision to leave and compe Fairchild, just over three years after the company was founded, was the first of what would subsequent defections and spinouts, eventually known as "Fairchildren," directly or indire dozens of corporations, including Intel and AMD. In doing so, Fairchild sowed the seeds of across multiple companies in the region that would eventually become known as Silicon Va

While it is unclear who came up with the moniker, "Silicon Valley," Don Hoefler, a technology the industry publication *Electronic News*, is often credited with popularizing the name in a 1 about the region's chip industry. Hoefler also promoted the area's innovative qualities, and v the first writers to chronicle the Northern Californian technology industry as a community.

#### Don Hoefler





Local watering holes, restaurants and other hot spots provided venues for Silicon Valley's "work hard, play hard" ethos, where industry folk gathered after work to drink, gossip, brag, trade war stories, talk shop, exchange ideas, change jobs and develop new contacts. Key venues included the Wagon Wheel, Lion & Compass, and Ricky's, along with the Peppermill and the Sunnyvale Hilton.





#### **THE FAIRCHILD LEGACY**

Throughout the first half of the 1960s, Fairchild was the undisputed semiconductor leader, forging ahead across all industry segments, be it design, technology, production or sales. Early sales and marketing efforts were modest and military-oriented; that changed in 1961 when Robert Noyce and Tom Bay recruited a group of aggressive salesmen and marketing specialists, including Jerry Sanders III and Floyd Kvamme. The newcomers transformed Fairchild's sales and marketing departments into one of the industry's legends.

Among the pivotal moments was Fairchild's entry into the consumer TV market. Attracted by potential high volumes, Sanders wanted to replace the tube (valve) CRT driver with a transistor, but the target price was U.S. \$1.50. Transistors at that time were selling to the military for \$150.00. In what can only be regarded as a massive leap of faith, Noyce's instructions to Sanders were, "Go take the order, Jerry. We'll figure out how to do it later. Maybe we'll have to build it in Hong Kong and put it in plastic, but right now let's just do it."






**The TTL Data Book for Design Engineers.** 

By always ensuring any bill of materials included at least one TTL part that was only available from it, Texas Instruments was able to stay one step ahead of the competition and own the T'TL market for the best part of 30 years, until standard logic eventually fell victim to the 1980s applicationspecific IC revolution.





Charles Sporck, Noyce's operations manager often credited with running the industry's tightest ship, left in early 1968 along with Pierre Lamond to join Widlar and Talbert at National Semiconductor. That triggered Noyce and Moore's departure from the firm later that same year-a pivotal moment in the eventual demise of the firm. The collective exodus of Sporck, Noyce, and Moore, along with so many other executives, signaled the end of an era, prompting Sherman Fairchild to bring in a new management team, led by C. Lester Hogan, then vice president of Motorola Semiconductor.

Sporck  $\rightarrow$  National

### **HOGAN'S HEROES**

Hogan's arrival, and the subsequent displacement of Fairchild managers, demoralized the firm even further, prompting a further exodus of employees who would launch a host of new companies. Leading a group dubbed "Hogan's Heroes," the ultra-conservative Motorola executives immediately clashed with Sanders, Fairchild's flamboyant sales chief.

Hogan/Wilf/Sanders





While initially slow to respond to the changing market under Sander's direction, Fairchild embarked on a strategy of leapfrogging Texas Instruments by focusing on more complex large scale, 30-plus gate parts, instead of simpler small and medium scale devices under 30 gates  $-$  a strategy that was proving popular and successful with engineers. The move forced Texas Instruments to recognize the threat and copy all of Fairchild's 9300 series parts under 74 series numbers (for example the 9300 became the 74195 and the 9341 the 74181.)

Sander's entire strategy collapsed, however, when Hogan capitulated to Ken Olsen, founder and CEO of Digital Equipment Corporation and a key Fairchild customer. Olsen wanted Fairchild to give up on its proprietary TTL technology and instead second-source Texas Instruments' 74 Series TTL. Against Sanders' wishes, Hogan agreed, signing the death warrant for Fairchild's TTL strategy. Sanders was, understandably livid. "You've just killed the company, Ken," Sander's fumed.

Hogan's betrayal was the last straw for Sanders. He, together with a group of Fairchild engineers, quit to start Advanced Micro Devices. With Sanders installed as president, one of his first moves was to establish the mantra: "People first, revenues and profits will follow." Sanders also gave every employee stock options in the new company, an innovation at the time.



Fairch Chairr LSI Log found





**Wm Shockley**



Bell Labs

# Founders HoF



**Fairchild founders (8)**



**Wilf Corrigan**



**Jerry Sanders CEO, AMD** 

**Jack Gifford**

AMD cofounder

In 1983, Gifford cofounded Maxim Integrated **Products** 

1969-2002

rry Sanders III, President and Chairman of the<br>is. Sven E. Simonsen, Director of Engineering. C<br>ialog Operations. James N. Giles, Director of Eng<br>iministration. Jack F. Gifford, Director of Marketi









**Gordon Moore**



Cypress Semi founder

**Bob Noyce**





### **Intel Originals**



L to R: Andy Grove Bob Noyce Gordon Moore

> Founders: Bob Noyce Gordon Moore

1968

# Intel CEO Gordon Moore





Screenshot of Gordon Moore featured in Scientists You Must Know by the Science History Institute. Courtesy of the Science History Institute.

# Intel CEO Andy Grove



 $- - -$ 



**Jeff Drobman**  $1 min \cdot 21$ 

Andy Grove was Intel's feisty CEO successor to Bob Noyce, hence 2nd one. Andy reigned over Intel in the 1980's. Andy battled AMD's CEO Jerry Sanders over the rights to the i80386 chip design awarded by the legendary 2nd source contract -- culminating in a \$1B lawsuit by AMD.



Source: VentureBeat

"Bad Companies Are Destroyed by Crises ... Great Companies Are Improved by Them"



D)

Len Brown

Sunnyvale

linear product marketing<br>LIC pricing, specs,<br>product plans &<br>introductions



**CONSE BO BU BU BU BE AT A** 



From left; W. Jerry Sanders III, President and Chairman of the Board. D. John Carey, Managing Director of Complex<br>Digital Operations. Sven E. Simonson, Director of Engineering, Complex Digital Operations. Freek T. Botte, D

**AMDA** 





**Chuck Keough**<br>mid-america area<br>sales manager Chicago<br>(312) 297-4115/6

**Steve Marks** eastern area sales manager New York<br>(212) 343-2220/1

Ed Turney<br>director of sales coordinates all sales activities Sunnyvale

**Steve Zelencik** western area sales manager Los Angeles



Jerry Sanders<br>president<br>coordination & implementation of AMD goals/ objectives Sunnyvale

Jolene Trout<br>customer service,

delivery,<br>scheduling

Sunnyvale

Shel Schumaker digital marketing/ headquarter<br>sales, DIC pricing, specs,<br>new product,<br>coordination of distributor & international activities Sunnyvale





Motorola [was a major c](https://en.wikipedia.org/wiki/Multinational_corporation)[hip comp](https://en.wikipedia.org/wiki/Telecommunication)[any, having pioneered](https://en.wikipedia.org/wiki/Schaumburg,_Illinois) in Fate digital logic and microprocessors such as the 6800/68000 and **Succes** PPC. but Motorola no longer exists. it was first split [into 2](https://en.wikipedia.org/wiki/Motorola_Mobility)  [compani](https://en.wikipedia.org/wiki/Motorola_Mobility)es: [Motorola Solutions a](https://en.wikipedia.org/wiki/Motorola_Solutions)nd Motorola Mobility, in 2011 (sold [to G](https://en.wikipedia.org/wiki/Motorola)oogle in 2012, then to Lenovo in 2014). that was after the chip business was split up: ON Semi in 1999, and then Founde Founde Freescale in 2004, which was then [sold t](https://en.wikipedia.org/wiki/Motorola)o NXP Semi (Philips) in 2015.

fro[m Wikip](https://en.wikipedia.org/wiki/China)edia:

**Motorola, Inc.** (*(* mota roula/[2]) was an American multinational telecommunications company founded on September 25, 1928, based in Schaumburg, Illinois. After having lost \$4.3 billion from 2007 to 2009, the company demerged into two independent public companies, Motorola Mobility and Motorola Solutions on January 4, 2011.<sup>[3]</sup> Motorola Inc. was renamed Motorola Solutions and is legally the direct successor to the original company after the demerger from Motorola Mobility.[4][5] Motorola Mobility was sold to Google in 2012, and acquired by Chinese company Lenovo in 2014



### Electronic Device Cos. **Device**

 $(21)$  $\overline{O}$ 



1972



# Chips on a PCB





### Dev Boards **Developed**



### POPULAR DEVELOPMENT BOARDS







### MAX1000 IOT Maker Board

For engineers designing compact smart solutions for the IoT market, this FPGA IoT Maker Board is an excellent tool to speed up the development process and enter the market with a highperformance, reliable product.



### **Google Coral Dev Board**

The Coral Dev Board is now in-stock and available for free 1-day shipping at Arrow.com. Prototype, scale, and deploy with more flexibility using the Coral Dev Board and accessories with Google.

# ARM-A72 Development Board



### **Raspberry Pi 4**

DR JEFF

Your tiny, dual-display, desktop computer



 $Chips$  Deff Drobman Chips Contains  $Chips$ 



# Microprocessors MPU/MCU

# $\mathsf{Early} \; \mathsf{MPUs} \qquad \qquad \begin{array}{ccc}\n\text{Der} & \text{Der} & \text{Def} \\\n\text{Def} \; \text{Drobman} & \text{Def} \; \text{Drobman} \\\n\text{Q2016-23}\n\end{array}$







TRANSISTORS, the electronic amplifiers and switches found at the heart of everything from pocket radios to warehouse-size supercomputers, were invented in 1947. Early devices were of a type called bipolar transistors, which are still in use. By the 1960s, engineers had figured out how to combine multiple bipolar transistors into single integrated circuits. But because of the complex structure of these transistors, an integrated circuit could contain only a small number of them. So although a minicomputer built from bipolar integrated circuits was much smaller than earlier computers, it still required multiple boards with hundreds of chips.  $\parallel$  In 1960, a new type of transistor was demonstrated: the metal-oxide-semiconductor (MOS) transistor. At first this technology wasn't all that promising. These transistors were slower, less reliable, and more expensive than their bipolar counterparts. But by 1964, integrated circuits based on MOS transistors boasted higher densities and lower manufacturing costs than those of the bipolar competition. Integrated circuits continued to increase in complexity, as described by Moore's Law, but now MOS technology took the lead.



# Intel i4004 and i1103A



The Intel 4004 is a 4-bit central processing unit (CPU) released by Intel Corporation in 1971. It was the first commercially available microprocessor, and the first in a long line of Intel CPUs. The chip design, implemented with the MOS silicon gate technology, started in April 1970, and was created by Federi





The 1103 is a dynamic random-access memory (DRAM) integrated circuit (IC) developed and fabricated by Intel. Introduced in October 1970, the 1103 was the first commercially available DRAM IC; and due to its small physical size and low price relative to magnetic-core memory, it replaced the la

### $\left| \text{nte}\right|$  i8008



### **World's 1st 8-bit MPU**



The venerable 16-pin side-brazed DIP.<br>(Click image to view full size)





## $\left| \right|$  i4004/i8008



### **World's 1st 4/8-bit MPU's**



Intel MCS-4 and MCS-8 design team and CPU chips

# $\left| \text{ntel i4004}/\text{i8008} \right|_{\text{DFT} \text{J} \text{SOFT}}^{\text{DST} \text{J} \text{SOFT}}$



### **World's 1st 4/8-bit MPU's**





EVERYTHING'S BIGGER IN TEXAS: Although Texas Instruments' TMX 1795 and Intel's 8008 had a similar number of transistors, the former required a much larger silicon die. Indeed, the TMX 1795 was larger than the Intel 8008 and 4004 combined. Intel's engineers believed that its large size made the TI chip impractical to produce in commercial quantities, but TI's very successful TMS 0100 calculator chip, introduced at about the same time, had an even larger die. So the connection between die size and commercial viability must not have been straightforward.

3,078 transistors



4004 2,300 transistors



8008 3,098 transistors

1 mm

# $8-bit$  i8080



### Wikipedia



018928-2

### Venerable Zilog Z80





- v Improved i8080 (dual register bank, for one)
- v Spinoff of Intel (Federico Faggin, Bernard Peuto, et al.

### $\mathsf{AMD}\ \mathsf{FPU}$  eff Drobm



### Am9511/12 From AMD datasheet

Single & Double precision **Floating-poin**t with *transcendentals*

# **Floating Point Processor Manual** Am9511A/Am9512

# $\mathsf{AMD}\ \mathsf{FPU}$  eff Drobm



### Am9511/12 From AMD datasheet

### Single & Double precision **Floating-poin**t with *transcendentals*

### 5.2 Am9511A ARITHMETIC PROCESSOR

This pioneer single-chip arithmetic processor interfaces with most popular 8-bit microprocessors such as Am9080A, Am8085, MC6800 by Motorola and Z80 by Zilog. It can also be used for 16-bit microprocessors such as AmZ8000,\* but its performance with such 16-bit microprocessors is somewhat hindered by its 8-bit external data bus.

Although the external interface is only 8 bits wide, the Am9511A internally is a 16-bit microprogrammed, stack-oriented floating point machine. It includes not only floating point operations but fixed point as well. In addition to the basic add, subtract, multiply and divide operations, transcendental derived functions are also included. A data sheet of Am9511A is included in Appendix A.

# AMD FPU Interface



Am9511/12 From AMD datasheet ò 74LS04 Ein 4.7K  $+5V$ INT Am25LS2521  $A_1 - A_7$ A7  $B_1 - B_7$ 8080 MPU EOUT O Am9080A  $\overline{\text{cs}}$ END 18MHz  $c\bar{o}$  $A<sub>0</sub>$ WR **HLDA** 9511 FPUDBIN  $\Phi_1$ Φt.  $AmB224$ DBIN HLDA WR  $dy$  $\phi_2$ Am9511A SYNC SYNC  $DB<sub>0.7</sub>$  $D_{D-7}$  $D<sub>0-7</sub>$  $DB<sub>0-7</sub>$ READY READY RESET RESET  $AmB238$ **RD** IOR WR **STSTB IOW** RDYIN **STSTB** 10K 1K  $\phi_2$ TTL  $+12V$  O-W٨ **INTA**  $+5VO-$ EACK PAUSE O RESET CLK

# $\text{AMD FPU}$   $\text{L}_{\text{Drydft}}^{\text{DSP}}$  SOF





EACK

**IVREG** 

**WACK** 

RESET

Note: Pin 1 is marked for orientation.

### $AND$  FPU Format Defi Dropped



### Am9511/12 From AMD datasheet

### **FLOATING POINT FORMAT**

The format for floating-point values in the Am9511A is given below. The mantissa is expressed as a 24-bit (fractional) value; the exponent is expressed as an unbiased two's complement 7-bit value having a range of  $-64$  to  $+63$ . The most significant bit is the sign of the mantissa ( $0 =$  positive,  $1 =$  negative), for a total of 32 bits. The binary point is assumed to be to the left of the most significant mantissa bit (bit 23). All floating-point data values must be normalized. Bit 23 must be equal to 1, except for the value zero, which is represented by all zeros.



### AMD FPU Instructions



### Am9511/12 From AMD datasheet

Command Mnemonics in Alphabetical Order.





# $\frac{18086 \text{ Histor}}{22016-23}$



WikiSemi

History of the 8086

The path to the 8086 was not as direct and planned as you might expect. Its earliest ancestor was the Datapoint 2200, a desktop computer/terminal from 1970. The Datapoint 2200 was before the creation of the microprocessor, so it used an 8-bit processor built from a board full of individual TTL integrated circuits. Datapoint asked Intel and Texas Instruments if it would be possible to replace that board of chips with a single chip. Copying the Datapoint 2200's architecture, Texas Instruments created the TMX 1795 processor (1971) and Intel created the 8008 processor (1972). However, Datapoint rejected these processors, a fateful decision. Although Texas Instruments couldn't find a customer for the TMX 1795 processor and abandoned it, Intel decided to sell the 8008 as a product, creating the microprocessor market. Intel followed the 8008 with the improved 8080 (1974) and 8085 (1976) processors. (I've written more about early microprocessors here.)



Datapoint 2200 computer. Photo courtesy of Austin Roche.

# $\frac{18086}{\frac{6666}{22016-23}}$  History



### Microcode

One of the hardest parts of computer design is creating the control logic that tells each part of the processor what to do to carry out each instruction. In 1951, Maurice Wilkes came up with the idea of microcode: instead of building the control logic from complex logic gate circuitry, the control logic could be replaced with special code called microcode. To execute an instruction, the computer internally executes several simpler micro-instructions, which are specified by the microcode. With microcode, building the processor's control logic becomes a programming task instead of a logic design task.

Microcode was common in mainframe computers of the 1960s, but early microprocessors such as the 6502 and Z-80 didn't use microcode because early chips didn't have room to store microcode. However, later chips such as the 8086 and 68000, used microcode, taking advantage of increasing chip densities. This allowed the 8086 to implement complex instructions (such as multiplication and string copying) without making the circuitry more complex. The downside was the microcode took a large fraction of the 8086's die; the microcode is visible in the lower-right corner of the die photos.3



A section of the microcode ROM.

### WikiSemi

# i8086 History



WikiSemi

Why did the IBM PC pick the Intel 8088 processor?7 According to Dr. David Bradley, one of the original IBM PC engineers, a key factor was the team's familiarity with Intel's development systems and processors. (They had used the Intel 8085 in the earlier IBM Datamaster desktop computer.) Another engineer, Lewis Eggebrecht, said the Motorola 68000 was a worthy competitor6 but its 16bit data bus would significantly increase cost (as with the 8086). He also credited Intel's better support chips and development tools.5

In any case, the decision to use the 8088 processor cemented the success of the x86 family. The IBM PC AT (1984) upgraded to the compatible but more powerful 80286 processor. In 1985, the x86 line moved to 32 bits with the 80386, and then 64 bits in 2003 with AMD's Opteron architecture. The x86 architecture is still being extended with features such as AVX-512 vector operations (2016). But even though all these changes, the x86 architecture retains compatibility with the original 8086.

# $18086$  16-bit MPU

1st 16-bit MPU 1978









### Intel i8086 Die WikiSemi DES SOF WikiSemi

**DR JEFF** 



© 2022 Dr Jeff Dro

### Intel i8086 Package



### **World's 1st 16-bit MPU**



The 8086 chip, in 40-pin ceramic DIP package.



The 8086 die is visible in the middle of the integrated circuit package.

# MPU/MCU Generations **DEST SOF**



### $\n **Most Problem 6502**\n\n*Jeff Drobman*\n*Jeff Drobman*\n*Q2016-23*$



### Used in the Apple II



The MOS Technology 6502 is an 8-bit microprocessor that was designed by a small team led by Chuck Peddle for MOS Technology. The design team had formerly worked at Motorola on the Motorola 6800 project; the 6502 is essentially a simplified. less expensive and faster version of that
### $6502$  8-bit MPU



#### Apple II in 1977 CISC

#### Other than ALU, what are the basic components of a CPU?

Most of the answers are for more complicated CPUs, with caches, pipelines, DMA etc. But the basic components for a working CPU are much fewer. The 8-bit 6502 microprocessor, introduced in 1975 and used in the Apple ][ computer and other early personal computers, had only 3510 transistors (compared to the many billions in today's CPUs). Its basic block diagram was fairly simple and easy to understand:



Not shown is the Instruction Register (IR) and decoder logic, which holds the instruction being executed which was fetched from memory.

## $6502$  8-bit MPU



CISC Apple II in 1977The 6502 had one 8-bit accumulator, and two 8-bit index registers, 8-bit stack pointer, and a 16-bit program counter so it could address a maximum of 65536 bytes.



The high byte of the stack address is hardwired to 1, so stack addresses ranged from 0x1FF (initial value) to 0x100.



# $6502$  in  $1974$



### Quora



Yowan Rajcoomar · Follow

IT Engineer (2018–present) · 1y

#### Related How were microprocessors designed before Verilog and VHDL?

The earliest designs were hand drawn.

Example: Sheet representing the logic and buses of a 6502 from 1974:



Courtesy of Donald F. Hanson, Dept. of Else. Engr., Univ. of Mississippi, University, MS 38677

## MPU Generations

Jeff Drobman ©2016-23

SOF

 $DSJ$ 

Dr Jeff

**DR JEFF** 

ARE



### M68000 16-bit MPU



1980

Motorola introduces the 68000 microprocessor



### ARM History





#### Legend

CPU design

### Company

ISA

The Acorn Archimedes is a family of personal computers designed by Acorn Computers of Cambridge, England. The systems were based on Acorn's own ARM architecture processors and the proprietary operating systems Arthur and RISC OS. The first models were introduced in 19 ö





Arm (previously officially written all caps as ARM and usually written as such today), previously Advanced RISC Machine, originally Acorn RISC Machine, is a family of reduced instruction set computing (RISC) architectures for computer processors, configured for various environments. Arm Holdings develops the architecture and licenses it to other companies, who design their own products that implement one of those architectures—including systems-on-chips (SoC) and systems-on-modules (SoM) that incorporate memory, interfaces, radios, etc. It also designs cores that implement this instruction set and licenses these designs to a number of companies that incorporate those core designs into their own products.

Processors that have a RISC architecture typically require fewer transistors than those with a complex instruction set computing (CISC) architecture (such as the x86 processors found in most personal computers), which improves cost, power consumption, and heat dissipation. These characteristics are desirable for light, portable, battery-powered devices-including smartphones, laptops and tablet computers, and other embedded systems<sup>[3][4][5]</sup>-but are also useful for servers and desktops to some degree. For supercomputers, which consume large amounts of electricity, Arm is also a power-efficient solution.<sup>[6]</sup>

### CISC vs RISC:



*Complex/Reduced Instruction Set Architecture*

### **V**Microprocessor History

### Ø 1971-85: **CISC** (8/16-bit)

- $\Diamond$  Intel i4004 (4-bit)
- $\Diamond$  Intel i8008 (8-bit)  $\rightarrow$  i8080  $\rightarrow$  i8085, Z80  $\rightarrow$  i8086 (16-bit)  $\rightarrow$  "x86"
- $\Diamond$  Motorola 6800 (8-bit)  $\rightarrow$  6502  $\rightarrow$  68000 (16-bit)
- $\Diamond$  IBM PC used i8088 (8/16-bit) in 1981  $\rightarrow$  i80n86 ("x86")  $\rightarrow$  *Pentiums*

(now RISC)

- Ø 1985-2000: **RISC** (32/64-bit)
	- $\Diamond$  SPARC\* (UC Berkeley $\rightarrow$  Sun/Oracle)
	- $\Diamond$  MIPS\* (Stanford)
	- $\Diamond$  PowerPC (Motorola/IBM)
	- $\Diamond$  AMD 29K
	- $\Diamond$  Intel i960

### $\Diamond$  ARM\*

\*still exist

# CISC Instruction Cycle





**MCS-8 BASIC INSTRUCTION CYCLE** 



### RISC:



*Reduced Instruction Set Architecture*

- **V** Key Architecture of RISC
	- $\triangleright$  Reduced ISA: small set of instructions (minor)
	- $\triangleright$  Fast execution: single cycle only
	- $\triangleright$  Reduced impact of memory
		- ² No *microprogram* (key change)
			- § Instructions scale to *vertical microinstructions* (single-cycle)
			- § eliminates ~30% chip area
		- $\Diamond$  LOAD-STORE (only) memory references
		- $\diamond$  Full general register sets
		- $\diamondsuit$  Cache memory
			- § On-chip
			- § Multi-level
			- § *Harvard* architecture separate I and D
	- Pipelining
		- 4 or 5 stages
		- $\Diamond$  Interlocks
			- § Hardware (SPARC, 29K)
			- § Software (MIPS): compiler manages pipeline scheduling

### RISC Pipelines





# CISC/RISC Pipelines







# Microcontrollers (MCU)

## $1^{\text{st}}$  MCU  $\sum_{\text{Left Diophnan} \atop 02016-23} \frac{\text{SOF}}{\text{Jeff}}$



### Quora

#### **Tom Crosley**

 $\times$ 

B.S. in Electrical Engineering, Iowa State University · June 30

#### Which is the first microcontroller?

The very first microcontroller was invented by Texas Instruments in 1971, and was called the TMS1802NC. It was used at TI internally in its calculator products between 1972 and 1974.



The first commercially available microcontroller was the TMS 1000, also from Texas Instruments. It was released in 1974. It combined read-only memory, read/write memory, processor and clock on one chip and was targeted at embedded systems. The TMS 1000 was used in Texas Instruments' own Speak & Spell educational toy.

**Intel**

In response to this, Intel came out with the 8048 family in 1976. It was mostly replaced by the 8051 in 1980, which became on of the most widely used microcontrollers.

Note this was before user programmable memory became available. These early microcontrollers all used masked read-only memory (ROM), which meant the program was developed using an emulator, and when declared ready for production, a binary file would be sent to TI or Intel, and chips would be manufactured with the program already burned into them. This resulted in long lead times, and a disaster if a bug was found after the chips were programmed.

## $\overline{18051}$  MCU Deff Drobman is  $\overline{18016}$  Deff Drobman is  $\overline{18016}$

**MCS-51** 

1980



From Wikipedia, the free encyclopedia

**Intel 8051** 

The Intel MCS-51 (commonly termed 8051) is a single chip microcontroller (MCU) series developed by Intel in 1980 for use in embedded systems. The architect of the Intel MCS-51 instruction set was John H. Wharton.<sup>[1][2]</sup> Intel's original versions were popular in the 1980s and early 1990s and enhanced binary compatible derivatives remain popular today. It is an example of a complex instruction set computer, and has separate memory spaces for program instructions and data.

Đ Intel P8051 microcontroller

Intel's original MCS-51 family was developed using N-type metal-oxide-semiconductor (NMOS) technology like its predecessor Intel MCS-48, but later versions, identified by a letter C in their name (e.g., 80C51) use complementary metal-oxide-semiconductor (CMOS) technology and consume less power than their NMOS predecessors. This made them more suitable for battery-powered devices.

The family was continued in 1996 with the enhanced 8-bit MCS-151 and the 8/16/32-bit MCS-251 family of binary compatible microcontrollers.<sup>[3]</sup> While Intel no longer manufactures the MCS-51, MCS-151 and MCS-251 family, enhanced binary compatible derivatives made by numerous vendors remain popular today. Some derivatives integrate a digital signal processor (DSP). Beyond these physical devices, several companies also offer MCS-51 derivatives as IP cores for use programmable ante error (EDCA) er application engelig integrated circuit (ACIC) decigns



# $\sum_{\text{Dryl} \text{S}-\text{J}}\sum_{\text{Dryl}}\sum_{\text{J} \text{C}}\sum_{\text{J} \text{C}}\sum_{\text{J}$





## Intel i8051 MCU 2<sup>nd</sup> SourceS<sup>per Drobman</sup>

Intel MCS-51 second sources



**AMD D87C51** 

**MHS S-80C31** 

OKI M80C31

DR JEFF



Philips PCB80C31

Signetics SCN8031



Temic TS80C32

## MCU Block Diagram DESI SOF



8/16/32-bit

BASIC MODEL



## $\sum_{\text{Def Droubin} \atop \text{Def Droubinar} \text{D} \text{O} \text{Diff Droubinar}$



Meanwhile the number of microcontrollers estimated to be shipped in 2019 was estimated at around 27 billion, twelve times as many as the total number of microprocessors. As of 2017, the split was 40% for 32-bit, 33% 8-bit, and 24% 16bit.

#### $MCU = 12x MPU$

So it can be estimated there were somewhere around nine billion 8-bit microcontrollers shipped in 2019. They are predominantly used in embedded systems that have a specific task, such as a small (air fryer, microwave oven) or large (washing machine) appliance; automobile cruise control; intelligent thermostat; etc.





**Jeff Drobman** Just now

as of 5 years ago (when I last checked), the i8051 was still popular along with the PIC16 and 18 (16-bit). many models sold at <\$1. Atmel's AVR is a popular microcontroller family that is customizable.

# ARM Cortex M3







# PIC 16F MCU DES SOFTWARE



### Quora

#### **FIGURE 3-1:** PIC16F8X BLOCK DIAGRAM



## Embedded Control Control

v All 32<br>V Ale





## $Chips$  Deff Drobman Chips  $\sum_{\text{Jeff Drobman}}^{DrSET}$



Microprocessor Timeline (Exhaustive)







































#### 2020S [edit]



## $Chips$  DES Deff Drobman Chips Corporation Changes



Early RISC Microprocessors **❖ AMD 29K ☆ Intel i960, XScale ☆ MIPS R2/3/4000** 

### Am2901/3 4-bit MPU



Bit-slice 1975-85


# Am29116 16-bit MPU



Bit-slice 1985-88



# $Am29K$  Deff Drobm



### AMD Am29000

### Berkeley **RISC** (Patterson)

From Wikipedia, the free encyclopedia

The AMD Am29000, commonly shortened to 29k, is a family of 32-bit RISC microprocessors and microcontrollers developed and fabricated by Advanced Micro Devices (AMD). Based on the seminal Berkeley RISC, the 29k added a number of significant improvements. They were, for a time, the most popular RISC chips on the market, widely used in laser printers from a variety of manufacturers.

Several versions were introduced during the period from 1988 to 1995, beginning with the 29000. The final model, the 29050, was the first superscalar version, retiring up to four instructions per cycle, and also including a greatly improved floating point unit (FPU).

In late 1995 AMD dropped development of the 29k because the design team was transferred to support the PC side of the business. What remained of AMD's embedded business was realigned towards the embedded 186 family of 80186 derivatives. The majority of AMD's resources were then concentrated on their high-performance, desktop x86 clones, using many of the ideas and individual parts of the latest 29k to produce the AMD K5.

The 29000 evolved from the same Berkeley RISC design that also led to the Sun SPARC and Intel i960.

One design element used in all of the Berkeley-derived designs is the concept of register windows, a technique used to speed up procedure calls significantly. The idea is to use a large set of registers as a stack, loading local data into a set of registers

# $Am29K$  Deff Drobman Ample 23



### Register Windows

The 29000 evolved from the same Berkeley RISC design that also led to the Sun SPARC and Intel i960.

Design [edit]

One design element used in all of the Berkeley-derived designs is the concept of register windows, a technique used to speed up procedure calls significantly. The idea is to use a large set of registers as a stack, loading local data into a set of registers during a call, and marking them "dead" when the procedure returns. Values being returned from the routines would be placed

ക AMD 29030.

in the "global page", the top eight registers in the SPARC (for instance). The competing early RISC design from Stanford University, the Stanford MIPS, also looked at this concept but decided that improved compilers could make more efficient use of general purpose registers than a hard-wired window.

In the original Berkeley design, SPARC, and i960, the windows were fixed in size. A routine using only one local variable would still use up eight registers on the SPARC, wasting this expensive resource. It was here that the 29000 differed from these earlier designs, using a variable window size. In this example only two registers would be used, one for the local variable, another for the return address. It also added more registers, including the same 128 registers for the procedure stack, but adding another 64 for global access. In comparison, the SPARC had 128 registers in total, and the global set was a standard window of eight. This change resulted in much better register use in the 29000 under a wide variety of workloads.

The 29000 also extended the register window stack with an in-memory (and in theory, in-cache) stack. When the window filled the calls would be pushed off the end of the register stack into memory, restored as required when the routine returned. Generally, the 29000's register usage was considerably more advanced than competing designs based on the Berkeley concepts.

Another difference with the Berkeley design is that the 29000 included no special-purpose condition code register. Any register could be used for this purpose, allowing the conditions to be easily saved at the expense of complicating some code. An instruction prefetch buffer was used that stored up to 16 instructions, used to improve performance during branches—the 29000 did not include any branch prediction system so there was a delay if a branch was taken (nor was it originally superscalar, so it could not "do both sides" as is common in some designs). The buffer mitigated this by storing four instructions from the other side of the branch, which could be run instantly while the buffer was re-filled with new instructions from memory.

Condition Codes = Flags

# $\text{Am29K} \qquad \qquad \frac{\text{DSSJ}}{\text{Jeff Drobman}} \text{SOF}$





The first 29000 was released in 1988, including a built-in MMU but floating point support was offloaded to the 29027 FPU. Units with failed MMU's or BTC's were sold as the 29005.

### Am29K



#### Versions [ edit ]

The first 29000 was released in 1988, including a built-in MMU but floating point support was offloaded to the 29027 FPU. Units with failed MMU's or BTC's were sold as the 29005.

The last general-purpose version was the 29050. This was a significant upgrade to the original design, the first superscalar version which could execute instructions out-of-order and speculatively. Up to six instructions could be worked on at the same time through various pipeline stages, and four could be retired at any cycle. The 29050 also included a significantly improved FPU. The 29050 was initially available with clock rates of 25, 50, and 75 MHz. A 100 MHz version was introduced later.<sup>[1]</sup>

Several portions of the 29050 design were used as the basis for the K5 series of x86-compatible processors. The FPU adder and multiplier were carried over with some layout changes, a nanocode engine was added to the FPU to accommodate the complex instructions found in x86 but not on the 29050, while the rest of the core design was used along with complex microcode to translate x86 instructions to 29k-like 'uops' on the fly.

The Honeywell 29KII is a cpu based on the AMD 29050, and it was extensively used in real-time avionics.

 $29050 \rightarrow K5$  (x86 Pentium)

### Am29K





#### Am29000

Am29030



Am29040

Am29050

### $\overline{A}$ PX 432 Deff Drobman in  $\overline{A}$





The **IAPX 432** is a discontinued computer architecture introduced in 1981. It was Intel's first 32-bit processor design. The main processor of the architecture, the general data processor, is implemented as a set of two separate integrated circuits, due to technical limitatione at the time. Although come as

### Forerunner of **i960**





### Intel i960

From Wikipedia, the free encyclopedia

Intel's 1960 (or 80960) was a RISC-based microprocessor design that became popular during the early 1990s as an embedded microcontroller. It became a best-selling CPU in that segment, along with the competing AMD 29000.<sup>[2]</sup> In spite of its success, Intel stopped marketing the i960 in the late 1990s, as a result of a settlement with DEC whereby Intel received the rights to produce the StrongARM CPU. The processor continues to be used for a few military applications.





#### Die photos



Intel 80960MX



Intel 80960KA





**CONTRACTOR** 



Intel 80960JA









**BGA Package** 



### $\overline{1960}$  Deff Drobm





In 1984, Intel and Siemens started a joint project, ultimately called BiiN, to create a high-end, fault-tolerant, object-oriented computer system programmed entirely in Ada. Many of the original i432 team members joined this project, although a new lead architect, Glenford Myers, was brought in from IBM. The intended market for the BiiN systems was high-reliability-computer users such as banks, industrial systems, and nuclear power plants.

### $Architecture$  [edit]

To avoid the performance issues that plagued the i432, the central i960 instruction-set architecture was a RISC design, which was only implemented in full in the i960MX. The memory subsystem was 33-bits wide-to accommodate a 32-bit word and a "tag" bit to implement memory protection in hardware. In many ways, the i960 followed the original Berkeley RISC design, notably in its use of register windows, an implementation-specific number of caches for the per-subroutine registers that allowed for fast subroutine calls. The competing Stanford University design MIPS, did not use this system, instead relying on the compiler to generate optimal subroutine call and return code. In common with most 32-bit designs, the i960 has a flat 32-bit memory space, with no memory segmentation, except for the i960MX, which could support up to 2<sup>26</sup> "objects", each up to 2<sup>32</sup> bytes in size.<sup>[4]</sup> The i960 architecture also anticipated a superscalar implementation, with instructions being simultaneously dispatched to more than one unit within the processor.



# [Inte](https://en.wikipedia.org/wiki/Instruction_pipeline)[l ARMv5](https://en.wikipedia.org/wiki/Microarchitecture) XS[ca](https://en.wikipedia.org/wiki/Instruction_Set)le

WIKIPEDIA The Free Encyclopedia

**XScale** is a [mi](https://en.wikipedia.org/wiki/StrongARM)[croar](https://en.wikipedia.org/wiki/Digital_Equipment_Corporation)chitecture for [central](https://en.wikipedia.org/wiki/Microprocessor) proc[essing units](https://en.wikipedia.org/wiki/Microcontroller) initially designed by Intel implementing the ARM architecture (version 5) instruction set. XScale comprises several distin[ct fami](https://en.wikipedia.org/wiki/RISC)lies: IXP, IXC, I[OP, PX](https://en.wikipedia.org/wiki/Intel_i860)A a[nd C](https://en.wikipedia.org/wiki/Intel_i960)E more below), with some later models designed as **system-on-a-chip** (Soc). Intel sold the PXA family to Marvell Technology Group in June 2006. [1] Marvell then extended the brand to include processors with other micr[oarc](https://en.wikipedia.org/wiki/Kilobyte)hite[ctures,](https://en.wikipedia.org/wiki/CPU_cache) like ARM's Cortex.

The XScale architecture is based on the **ARMv5TE** ISA without the flo point instructions. XScale uses a seven-stage integer and an eight-stage memory super-pipelined microarchitecture. It is the successor to the Intel StrongARM line of microprocessors and microcontrollers, which I acquired from **DEC's Digital Semiconductor division as part of a settle** of a lawsuit between the two companies. Intel used the **StrongARM** to replace its ailing line of outdated **RISC** processors, the i860 and i960

All the generations of XScale are 32-bit **ARMv5TE** processors manufactured with a 0.18  $\mu$ m or 0.13  $\mu$ m (as in IXP43x parts) proce have a 32 KB data cache and a 32 KB instruction cache.





# $*$  **MIPS I (32-bit) [R2000/3000]**



### **V**MIPS III (64-bit) [R4000]

### $*$ **MIPS64 (64-bit)**

- $\triangleright$  Superset of 32-bit ISA
- $\triangleright$  Adds 64-bit ops ("Double")



### MIPS microprocessors  $[edit]$

The first MIPS microprocessor, the R2000, was announced in 1985. It added multiple-cycle multiply and divide instructions in a somewhat independent on-chip unit. New instructions were added to retrieve the results from this unit back to the register file; these result-retrieving instructions were interlocked.

The R2000 could be booted either big-endian or little-endian. It had thirty-one 32-bit general purpose registers, but no condition code register (the designers considered it a potential bottleneck), a feature it shares with the AMD 29000 and the Alpha. Unlike other registers, the program counter is not directly accessible.

The R2000 also had support for up to four co-processors, one of which was built into the main CPU and handled exceptions, traps and memory management, while the other three were left for other uses. One of these could be filled by the optional R2010 FPU, which had thirty-two 32-bit registers that could be used as sixteen 64-bit registers for double-precision.



### **MIPS Technologies**

From Wikipedia, the free encyclopedia (Redirected from MIPS Computer)

MIPS Technologies, Inc., formerly MIPS Computer Systems, Inc., was an American fabless semiconductor design company that is most widely known for developing the MIPS architecture and a series of RISC CPU chips based on it.<sup>[1][2]</sup> MIPS provides processor architectures and cores for digital home, networking, embedded, Internet of things and mobile applications.<sup>[3][4]</sup>

MIPS Technologies, Inc. is owned<sup>[5]</sup> by Wave Computing, who acquired it from Tallwood MIPS Inc., a company indirectly owned by Tallwood Venture Capital. Tallwood bought it on 2017-10-25 from Imagination Technologies, a UK-based company best known for their PowerVR graphics processor family.<sup>[6]</sup> Imagination Technologies had previously bought MIPS after CEVA, Inc. pulled out of a bidding on 2013-02-08.

#### MIPS Technologies, Inc.









In 1988, MIPS Computer Systems designs were noticed by Silicon Graphics (SGI) and the company adopted the

MIPS architecture for its computers.<sup>[10]</sup> A year later, in December 1989, MIPS held its first IPO. That year, Digital Equipment Corporation (DEC) released a Unix workstation based on the MIPS design.

After developing the R2000 and R3000 microprocessors, a management change brought along the larger dreams of being a computer vendor. The company found itself unable to compete in the computer market against much larger companies and was struggling to support the costs of developing both the chips and the systems (MIPS Magnum). To secure the supply of future generations of MIPS microprocessors (the 64-bit R4000), SGI acquired the company in 1992<sup>[11]</sup> for \$333 million<sup>[12][13]</sup> and renamed it as MIPS Technologies Inc., a wholly owned subsidiary of SGI.<sup>[14]</sup>

During SGI's ownership of MIPS, the company introduced the R8000 in 1994 and the R10000<sup>[15]</sup> in 1996 and a follow up the R12000 in 1997.<sup>[16]</sup> During this time, two future microprocessors code-named The Beast and Capitan were in development; these were cancelled after SGI decided to migrate to the Itanium architecture<sup>[17]</sup> in 1998.<sup>[12][18]</sup> As a result, MIPS was spun out as an intellectual property licensing company, offering licences to the MIPS architecture as well as microprocessor core designs.



#### Company timeline [edit]



# $MIPS$  eff Drobm



Wiki

### **R3000**: 32-bit CPU  $\rightarrow$  *pipelined* (5 stages)

The R3000 succeeded the R2000 in 1988, adding 32 KB (soon increased to 64 KB) caches for instructions

and data, along with support for shared-memory multiprocessing in the form of a cache coherence protocol. While there were flaws in the R3000s multiprocessing support, it was successfully used in several successful multiprocessor computers. The R3000 also included a built-in MMU, a common feature on CPUs of the era. The R3000, like the R2000, could be paired with a R3010 FPU. The R3000 was the first successful MIPS design in the marketplace, and eventually over one million were made. A speed-bumped version of the R3000 running up to 40 MHz, the R3000A delivered a performance of 32 VUPs (VAX Unit of Performance). The MIPS R3000A-compatible R3051 running at 33.8688 MHz was the processor used in the Sony PlayStation though it didn't have FPU or MMU. Third-party designs include Performance Semiconductor's R3400 and IDT's R3500, both of them were R3000As with an integrated R3010 FPU. Toshiba's R3900 was a virtually first SoC for the early handheld PCs that ran Windows CE. A radiation-hardened variant for space applications, the Mongoose-V, is a R3000 with an integrated R3010 FPU.

The R4000 series, released in 1991, extended MIPS to a full 64-bit architecture, moved the FPU onto the main die to create a single-chip microprocessor, and had a high clock frequency of 100 MHz at introduction. However, in order to achieve the clock frequency, the caches were reduced to 8 KB each and they took three cycles to access. The high operating frequencies were achieved through the technique of deep pipelining (called super-pipelining at the time). The improved R4400 followed in 1993. It had larger 16 KB primary caches, largely bug-free 64-bit operation, and support for a larger L2 cache.

MIPS, now a division of SGI called MTI, designed the low-cost R4200, the basis for the even cheaper R4300i. A derivative of this microprocessor, the NEC VR4300, was used in the Nintendo 64 game console.<sup>[1]</sup>

### **R4000**:  $1^{st}$  64-bit CPU  $\rightarrow$  *super-pipelined* (8 stages)

Quantum Effect Devices (QED), a separate company started by former MIPS employees, designed the R4600 Orion, the R4700 Orion, the R4650 and the R5000. Where the R4000 had pushed clock frequency and sacrificed cache capacity, the QED designs emphasized large caches which could be accessed in just two cycles and efficient use of silicon area.

### DR JEFF  $MIPS$  I– Base (R2000) Org



### IDT's MIPS R3000 Die





### First MIPS RISC CPUs









Wiki

R4700



Bottom-side view of package of R4700 Orion with the exposed silicon chip, fabricated by IDT, designed by **Quantum Effect Devices** 



£, Top-side view of package for R4700 Orion

 $Chips$  DS Deff Drobman Chips Corporation Changes  $Chips$ 



Advanced RISC Microprocessors \* Apple A14/M1 **☆ Intel Core i3/5/7/9** ❖ AMD Zen 3 **☆ Mobile SoC's** 

# **Apple M1**



### 5-nanometer process

The first personal computer chip built with this cutting-edge technology.

### 16 billion transistors

The most we've ever put into a single chip.



# Apple Event DESI SOFT DRAFT DR

![](_page_131_Picture_1.jpeg)

![](_page_131_Figure_2.jpeg)

![](_page_132_Picture_0.jpeg)

![](_page_132_Picture_58.jpeg)

According to the company, the AMD Ryzen 4700 G series desktop processor offers up to 2.5x multi-threaded performance compared to the previous generation, up to 5% greater single-thread performance than the Intel Core i7-9700, up to 31% greater multithreaded performance than the Intel Core i7-9700, and up to 202% better graphics performance than the Intel Core i7-9700.

# Intel New Chips

![](_page_133_Picture_1.jpeg)

圆

### Why doesn't Intel have as strong of integrated graphics on their CPUs, such as their Intel UHD 630 graphics, compared to AMD's Vega 11 integrated graphics?

![](_page_133_Picture_3.jpeg)

**Brett Bergan, Building PC's for 25 years** 

Answered 48m ago

Unfortunately for AMD fans, Vega 11 was a great product that found its way to ONE processor (actually two if you consider the 2400G and 3400G two different CPUs)

But that detail aside, Intel has been recycling the same 14nm "Skylake" HD 530/630 GPU for five years already. I have a sneaky suspicion that 10th gen Comet Lake CPU models consist of a lot of recycled Coffee Lake silicon that didn't get sold in 2018. The i3-10100 hyperthreaded quad is essentially a i7-7700 that has a locked multiplier set at 4.3GHz

Same CPU. Same GPU. Just three generations later.

10nm Ice Lake with its somewhat improve ... (more)

# **AMD Ryzen**

![](_page_134_Picture_1.jpeg)

凤

Œ

![](_page_134_Picture_2.jpeg)

Norman Latifov, knows Turkish

Answered 2h ago

It is the latest mobile CPU from AMD. Ryzen 4000 CPUs are only available on laptops and they are the fastest mobile CPUs available right now. I am using a Lenovo Yoga slim 7 with r7 4800u and before I bought it I did a lot of research. Based on reviews, they are even faster than 11th gen Intel CPUs that are yet to come. Although their integrated GPU is not as good as iris graphics (Intel 11th gen CPUs' integrated GPU), vega series GPUs are still a good option. And in my opinion, ryzen 4000 CPUs have a great multicore performance.

![](_page_134_Picture_6.jpeg)

Zachary Hawkshaw, AMD Hardware Connoisseur Answered 10h ago

I don't know where you got your information, but that's not true. The 2700X only has 4.8 billion transistors while the 3700X has 19.2 billion.

Transistor count doesn't necessarily mean more performance by itself. The 3700X is better because it has a newer architecture (Zen2 vs Zen+) with improvements to the Infinity Fabric, as well as a higher turbo frequency.

## **AMD Ryzen**

![](_page_135_Picture_1.jpeg)

奧.

![](_page_135_Picture_2.jpeg)

John B. Anderson III, IT Consultant, PC Integrator, 20+ Years in IT and Gaming.

Answered Mon

Well, it's only on the Laptop side... Since they skipped it to make them both match desktop/laptop for Zen 3 architecture.

Laptops with the 4XXX name are actually Zen 2 processors.

See some guy in marketing thought it'd be a good idea to call Zen processors on laptops 2XXX series, and so when the 2XXX series came out on desktop the laptop was already at 2XXX so they called them 3XXX.

Example Desktop CPU Ryzen 5 2600x the laptop version would be a Ryzen 5 3550h

AMD Ryzen 5 2600 vs 3550H & with the typical lower performance on laptop vs desktop CPU. Same Zen+ architecture in both.

On the Zen 2 Archetuxture

AMD Ryzen 5 3600 vs 4600HS  $\mathbb Z$  we see the Ryzen 5 4600 HS ~5% of the speed.

There are no Zen 3 laptop processors as of the time I'm writing 11/2020

Typically we call it a "Gen / Generation" when they name a model with a change in the first digit.

Example Core i5 10XXX would be a 10th gen i5. Ryzen 7 1800x would be a 1st Gen Ryzen, However, Since the laptops, 4XXX were the only "Gen 4s" but they were technically Gen 3's well the answer is somewhat tricky.

### Jeff Drobman AMD vs Intel ©2016-23

![](_page_136_Picture_1.jpeg)

#### **Sockets**

The current Threadripper sTRX4 socket is an LGA design with 4094 pins.. they're kind of mindboggling to look at. Modern EPYC processors use a mechanically identical but electrically tweaked Socket SP3r3 socket. Older chips use TR4 and SP3r2 sockets, respectively. The EPYC series and Threadripper Pro actually support up to 2TiB DDR4 DRAM on eight channels and 128 PCI Express 4.0 links. Today's standard Threadrippers support 128 GiB or 256GiB DDR4 DRAM on four channels, with up to 88 PCI Express 4.0 links, and of course, up to 64 CPU cores on all three platforms.

![](_page_136_Picture_4.jpeg)

So you're looking for an Intel processor for consumers/workstations that's more or less similar to Threadripper. Intel's answer to EPYC is Xeon, so are there any mainstream i-series processors that correspond closely? The latest high-end

### Jeff Drobman AMD vs Intel ©2016-23

![](_page_137_Picture_1.jpeg)

**Sockets** 

AMD Threadrippers are essentially consumer versions of the EPYC line of server processors. There are differences, but the basic idea is the same: four DDR4 memory channels, high core count, etc. My aging Threadripper system has "only" sixteen processor cores and the usual four 64-bit DDR4 memory channels.

Like all Ryzen family processors, Threadrippers are made of multiple "chiplets" connected by ultra high speed Infinity Fabric links. Each chiplet so far contains up to eight processor cores. The central chip in generation 2 and later Threadrippers is a I/O chip, supporting PCI Express links, that sort of thing.

![](_page_137_Picture_5.jpeg)

The current Threadripper sTRX4 socket is an LGA design with 4094 pins.. they're kind of mindboggling to look at. Modern EPYC processors use a mechanically identical but electrically tweaked Socket SP3r3 socket. Older chips use TR4 and SP3r2 sockets, respectively. The EPYC series and Threadripper Pro actually support up to 2TiB DDR4 DRAM on eight channels and 128 PCI Express 4.0 links. Today's standard Threadrippers support 128 GiB or 256GiB DDR4 DRAM on four channels, with up to 88 PCI Express 4.0 links, and of course, up to 64 CPU cores

### $AND$  vs Intel i9

![](_page_138_Picture_1.jpeg)

So you're looking for an Intel processor for consumers/workstations that's more or less similar to Threadripper. Intel's answer to EPYC is Xeon, so are there any mainstream i-series processors that correspond closely? The latest high-end Xeons and Phi processors use Intel's LGA 3647 socket. This socket supports six channels of DDR4 memory, but there is no consumer version of an LGA3647 processor.

![](_page_138_Picture_3.jpeg)

So the Intel answer to complete with Threadripper is the LGA2066 socket, also called Socket R4. There are lower-end Xeons that also use this socket. This supports DDR4 up to 256GiB on four channels, 48 PCI Express 3.0 lanes (with an additional 24 PCI Express 3.0 links in the X299 chipset). Current LGA2066 chips offer up to 18 CPU cores.

# **RISC-V**

![](_page_139_Picture_1.jpeg)

![](_page_139_Picture_2.jpeg)

No, RISC-V is 1980s done correctly, 30 years later.

It still concentrates on fixing those problems that we had in 1980s (making instruction set that is easy to pipeline with a simple pipeline), but we mostly don't have anymore, because we have managed to find other, more practical solutions to those problems.

And it's "done correctly" because it abandons the most stupid RISC features such as delay slots. But it ignores most of the things we have learned after that.

ARMv8 is much more advanced and better instruction set which makes much more sense from a technical point of view. Many common things require much more RISC-V instruction than ARMv8 instructions. The only good reason to use RISC-V instead of ARM is to avoid paying licence fees to ARM.

# MediaTek vs. Snapdragon

![](_page_140_Picture_1.jpeg)

#### MediaTek Helio P60

Built on the 12nm fabrication process, MediaTek Helio P60 is the upper-mainstream processor of the MediaTek introduced in 2008 mainly for android. The processor is equipped with 4x big ARM Cortex-A73 cores and 4x small and power-efficient ARM Cortex-A53 cores in two clusters. The cores' clusters have the ability to clock the speed up to 2 GHz. The processor also integrates an ARM Mali-G72MP3 GPU and a dedicated AI processing unit.

![](_page_140_Picture_4.jpeg)

#### Snapdragon 636

Built on 14nm Fabrication process, Snapdragon 636 was launched at the same time with eight cores based on Kryo 260 cores ticking at up to 1.8 GHz. It used Adreno 590 as the GPU. The cores of the processor are customizable and hence needed to be

### X-Large Dice

![](_page_141_Picture_1.jpeg)

Vladislav Zorov & · 10h ago

RTX 3080 and 3090 have 28.3 billion transistors, on a 628 mm<sup>2</sup> die.

RX 6800 XT has 26.8 billion transistors, on a 520 mm<sup>2</sup> die.

In any case, M1 is definitely not the leader. The leader is this thing, at 1.2 trillion transistors:

![](_page_141_Picture_6.jpeg)

(note that even the old GPU they're comparing it to in the picture had 21 bn transistors - and the new ones have more - so no way 16 bn is the leader)

wasn't aware of the 21B transistor chip, but it is way larger than a 600 sq mm die (about 1 inch square). that large of a die is likely to be way expensive due to defect densities and silicon wafer costs. Apple still leads in density by using 5nm instead of AMD using 7nm. and that monster "chip" is 8.5 inches square - more a board size than a "chip".

1 sq in 645 sq mm

> 1 inch 25.4 mm

Reply

![](_page_142_Picture_0.jpeg)

![](_page_142_Picture_1.jpeg)

# **Moore's Law**

### (see separate slide set *Chips & Fabs*)

## Gordon Moore

Jan 3, 1929 -- March 24, 2023

### **KNews+**

Los Angeles Times **Gordon E. Moore, Intel** founder and creator of Moore's Law, dies at 94

![](_page_143_Picture_4.jpeg)

![](_page_143_Picture_5.jpeg)

![](_page_143_Picture_6.jpeg)

#### **Gordon Moore**

![](_page_143_Picture_8.jpeg)

Moore in 1978

![](_page_143_Picture_43.jpeg)


# transistors doubles every 2 years



Plaque to Moore\'s Law at the technology plaza in Mountain View, beneath a model of the Silicon crystal

Dave Laws (2018)

Number of transistors

## Chips-Moore's Law **Chips-Moore's**





DR JEFF

## $Moore's Law \n\xrightarrow{\text{Def Droten} \atop \text{Def Droten} \atop \text{C2016-23}}$



### Looking Back

- **\*** Original in 1965: # Transistors will double **every year** (12 months)
- **\*** Moore revised his prediction in 1975: double **every 2 years** (24 months)
	- $\rightarrow$  THIS IS MOORE'S LAW
- $\dots$  Intel's exec David House added CPU complexity would double **every 18 months**
- $\clubsuit$  History shows # Transistors has doubled every  $$ 
	- q **2 years** in *logic* q **18 months** in DRAM/SRAM





# Origin of Moore's Law





Figure 3. Gordon Moore notes on IC device types. Collection of the Computer History Museum, 102783359.



Figure 4. Table of component count for devices in photograph.

## Microprocessor Timeline



#### Moore's Law – The number of transistors on integrated circuit chips  $(1971-2016)$ Our World in Data

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are strongly linked to Moore's law.



Data source: Wikipedia (https://en.wikipedia.org/wiki/Transistor\_count)

The data visualization is available at OurWorldinData.org. There you find more visualizations and research on this topic.

# Memory Timeline DEJ SOF





Hard disk storage has become denser at an exponential rate over the last 50 years, just like main memory. The dramatic increase in capacity and speed of both has fueled the increasing power of computers.

# Future of Moore's Law **Jeff Drobman**

### ❖ Chip design

**Transistors** 

- § SiGe
- § FinFET
- § JNT
- $\Box$  Chip stacks (3D hybrid)
	- § Intel/Micron 3D Xpoint
- $\Box$  3D
	- § NAND Flash (EEPROM)
- ❖ Architecture
	- **Q** Specialized hardware (GPU, APU, etc.)
	- $\Box$  Reconfigurable hardware (FPGA)
- **❖** Thermal/Cooling
	- $\Box$  Microfluidics (liquid cooling)
- ❖ Something completely diffferent
	- $\Box$  Molecular computing
	- $\Box$  Quantum computing

*"As Moore's Law slows, we are being forced to make tough choices between Power, Performance and Cost." (ARM)*



A transistor is a switch. Ordinarily, current cannot flow. When a voltage is applied to the gate, the channel becomes conductive, current flows from the source to the drain, and the transistor switches on.

A finFET transistor raises the channel above the block of silicon upon which the device sits. That allows the gate to wrap around three sides of the channel, improving its electrical properties.

Gate

**Drain** 

Source: The Economist

New sorts of transistors can eke out a few more iterations of Moore's

#### law, but they will get increasingly expensive

#### **Faith no Moore**

Selected predictions for the end of Moore's law



### $Chips$  Deff Drobman Chips  $\sum_{\text{Jeff Drobman}}^{DrSE A}$





### (see separate slide set *Chips & Fabs*)

## Wafer Fabs Today



- 1968 **\*** Intel
- v Micron\*\* 1978
- v Samsung 1980
- 1987 \* TSMC\* (1st foundry)
- v AMD à Global Foundries\* 2009
- v Chartered à Global Foundries\* 2010
- v IBM à Global Foundries\* 2014
	- ❖ SMIC<sup>\*</sup> (China)

\*Pure Foundry

\*\*Internal use only

### $Fabs - AMD, Intel$





### AMD Sunnyvale Fab 1 1970



Cost x10,000 in 40 years averages to 250x per year



#### Intel's latest Fab in Hillsboro



An aerial view of Ronler Acres, Intel's largest silicon research and development hub.

### $\mathsf{W}$ afers  $\mathsf{S}^{\text{DFT}}_{\text{Jeff\,Drobman}}$





300mm

# Die on Wafer Dress SOFT



Intel Pentium



Intel Pentium microprocessor die and wafer



 $\mathsf{W}$ afers  $\overline{\mathsf{L}}$ 









After taking into consideration the wasted dies intersecting the "Exclusion Edge" there are a possible 577 dies produced. In this sample, 392 have defects of some sort, leaving only 185 that can be used as intended.

Assuming these are CPU dies with integrated GPU, any defect in a GPU region can result in a CPU with the GPU disabled and be sold at a lower price. If this is a die with six CPU cores, one pair of cores can be disabled to make it a quad core. In that way, maybe half of the defective chips can be salvaged.

With say 14nm production there are fewer transistors per die, and thus a lower probability of defects as compared to 7nm production. The defect rate goes up because there simply are a lot more transistors and a lot more opportunities for a defect to occur.

The problem is greatly compounded when the die is quite large, because then the possible number of good dies per wafer goes down and the probability of getting defects goes up. GPU dies like those made by Nvidia are easier to bin because multiple compute units can be disabled and still result in a perfectly functional product.

Just as a case in point. A RTX 2080 has 46 compute units, while a RTX 2060 KO has only 30. But they both use the same TU104 silicon. The 2060 KO edition has a whopping 16 of its compute units disabled. Fully 1024 of its GPU cores are dead. You simply can't do that with CPU silicon.

### **Intel Process Nodes**



### **Slower Node Transitions Versus Foundries**

 $IC$ *KNOWLEDGE LLC* 



- Intel takes bigger density jumps but less often.
- TSMC and Samsung take smaller jumps more frequently, 5 nodes versus Intel's 3.



3/24/2021

Copyright IC Knowledge LLC, all rights reserved

4

### Figure 4. Node Introductions.



## Memories

## Memory IC Timeline



- pured by non **ROM-1st Semiconductor DIP** packages ٠ **\*** RAM-- Bipolar RAMs (SRAM) introduced 1966 **RAM** EXERM-IBM conceives DRAM cell (1T, 1C) ❖ CMOS SRAM-1<sup>st</sup> parts by RCA 1968
	- Microprocessor & RAM in MOS invented by Intel ❖ 1971
	- 1987 \* Toshiba intro's Flash EEPROM,

## **Memory Types**



#### **Computer memory types**

Wiki

**Volatile** 

**RAM** DRAM (SDRAM · DDR · GDDR · HBM) · **SRAM** 

#### **Historical**

Williams-Kilburn tube (1946-47) · Delay line memory (1947) · Mellon optical memory (1951) · Selectron tube (1952) · Dekatron · T-RAM (2009) · Z-RAM  $(2002 - 2010)$ 

#### **Non-volatile**

**ROM** Mask ROM · PROM · EPROM · EEPROM · **Flash memory** 

#### **NVRAM**

#### ReRAM

**Early stage NVRAM** FeRAM · MRAM · PCM (3D XPoint) · **FeFET memory** 

**Magnetic** 

Magnetic tape data storage (Linear Tape-Open) · Hard disk drive

**Optical** Optical disc · 5D optical data storage

In development CBRAM · Racetrack memory · NRAM · Millipede memory · ECRAM

#### **Historical**

Paper data storage (1725) · Drum memory (1932) · Magnetic-core memory (1949) · Plated wire memory (1957) · Core rope memory (1960s) · Thin-film memory  $(1962) \cdot$  Disk pack  $(1962) \cdot$  Twistor memory (~1968) · Bubble memory (~1970) · Floppy disk  $(1971)$ 

# Computer Memory Org



1.6.1: Some computer components.



### Memory Models Deff Drobman





# System Org: Multilevel Memory

**DR JEFF** 





# RAM/ROM (x8) Chips

**DR JEFF** 



# AMD 64-Bit Bipolar SRAM







**Characteristics 3101 Typical Delay Access Time 35 ns Typical Power Dissipation 400 mW** 

 $V_{CC}$  = Pin 16<br>GND = Pin 8

## i1101A 256x1 SRAM



 $A<sub>2</sub>$ 

9

8

 $V_{DD}$ 



# Am1101A 256x1 SRAM





# $Am1103$   $1$ Kx1 DRAM  $\frac{\frac{\text{p}_S \cdot \text{J}}{\text{DoFT WARE}}}{\frac{\text{J}}{\text{O}}\text{DoFT WARE}}$





## Memory Chips **Chips**



### DRAM 1T SRAM 4T



Dynamic random-access memory (DRAM) is a type of random access semiconductor memory that stores each bit of data in a memory cell consisting of a tiny capacitor and a transistor, typically a MOSFET. The capacitor can either be charged or discharged; these two states are taken to



Static random-access memory is a type of semiconductor random-access memory (RAM) that uses bistable latching circuitry (flip-flop) to store each bit. SRAM exhibits data remanence, but it is still volatile in the conventional sense that data is eventually lost when the memory is not powered.

## DRAM Timeline



Patterson & Hennessy

Figure 1.5.1: Growth of capacity per DRAM chip over time (COD Figure 1.11).

The y-axis is measured in kibibits (2<sup>10</sup> bits). The DRAM industry quadrupled capacity almost every three years, a 60% increase per year, for 20 years. In recent years, the rate has slowed down and is somewhat closer to doubling every two years to three years.



# DRAM Schematic <sup>DSJ</sup>SOF





## Jeff Drobman Memory Chips ©2016-23



### ROM



Read-only memory (ROM) is a type of nonvolatile memory used in computers and other electronic devices. Data stored in ROM cannot be electronically modified after the manufacture of the memory device. Read-only memory is useful for storing software that is rarely changed during the life of the system

**V**ROM (masked)  $\div$ **PROM**  $\div$ **EPROM EEPROM**  $\div$ **Flash E<sup>2</sup>** 



## [Flash](https://en.wikipedia.org/wiki/Floating-gate) ROM

WIKIPEDIA The Free Encyclopedia

Flash memory is an electronic non-volatile computer memory storage medium that can be electrically era[sed and reprog](https://en.wikipedia.org/wiki/Machine_word)rammed. The two ma of flash memory, **NOR flash** and **NAND flash**, are named for the **NOR** and **NAND** [logic gates.](https://en.wikipedia.org/wiki/Memory_chip) Both use the same cell design, consist of floating gate [MOSFETs. They differ at](https://en.wikipedia.org/wiki/Flash_memory_controller) the circuit level depending on **w** the state of the bit line or word lines is pulled high or low: in NAND flash relationship between the bit line and the word lines resembles a NAND NOR flash, it resembles a NOR gate. Flash memory, a type of floating-gate memory, was invented at Toshiba

and is based on **EEPROM** technology. Toshiba began marketing flash n in 1987. [1] **EPROMs** had to be erased completely before they could be rewritten. NAND flash memory, however, may be erased, written, and re blocks (or pages), which generally are much smaller than the entire dev NOR flash memory allows a single machine word to be written - to an e location – or read independently. A flash memory device typically consis one or more flash memory chips (each holding many flash memory cells with a separate flash memory controller chip.

## $Flash ROM$







A disassembled USB flash drive. The  $\Box$ chip on the left is flash memory. The controller is on the right.



DR JEFF



## Flash ROM

WIKIPEDIA The Free Encyclopedia

> Flash memory stores information in an array of memory cells made from floating-gate transistors

- $\diamond$  In single-level cell (SLC) devices, each cell stores only one bit of information.
- **EVA Multi-level cell (MLC)** devices, including triplelevel cell (TLC) devices, can store more than one bit per cell.

4 levels  $\rightarrow$  2 bits

2x DRAM density





### **NAND memories**

NAND flash architecture was introduced by Toshiba in 1989.<sup>[97]</sup> These memories are accessed much like block devices, such as hard disks. Each block consists of a number of pages. The pages are typically 512,<sup>[98]</sup> 2,048 or 4,096 bytes in size. Associated with each page are a bytes (typically 1/32 of the data size) that can be used for storage of an error correcting code (**ECC**) checksum.

Typical block sizes include:

•32 pages of 512+16 bytes each for a block size (effective) of **16** KiB •64 pages of 2,048+64 bytes each for a block size of **128** KiB[99] •64 pages of 4,096+128 bytes each for a block size of **256** KiB[100] •128 pages of 4,096+128 bytes each for a block size of **512** KiB. While reading and programming is performed on a page basis, erasure can only be performed on a block basis

# WOM!



25120

### April 1, 1980 SUITE TIES FULLY ENCODED, 9046 x N, RANDOM ACCESS

**WRITE-ONLY-MEMORY** 

# **Do Not Copy**

FINAL SPECIFICATION<sup>(10)</sup>

#### **DESCRIPTION**

The Signetics 25000 Series 9946XN Random Access Write-Only-Memory employs both enhancement and depletion mode P-Channel, N-Channel, and neu(1) channel MOS devices. Although a static device, a single TTL level clock phase is required to drive the on-board multi-port clock generator. Data refresh is accomplished during CB and LH periods<sup>(11)</sup>. Quadri-state outputs (when applicable) allow expansion in many directions, depending on organization.

The static memory cells are operated dynamically to yield extremely low power dissipation. All inputs and outputs are directly TTL compatible when proper interfacing circuitry is employed.

Device construction is more or less S.O.S.<sup>(2)</sup>.

#### **FEATURES**

- FULLY ENCODED MULTI-PORT ADDRESSING
- WRITE CYCLE TIME 80nS (MAX, TYPICAL)
- WRITE ACCESS TIME<sup>(3)</sup>
- POWER DISSIPATION 10uW/BIT TYPICAL
- CELL REFRESH TIME 2mS (MIN. TYPICAL)

#### **BIPOLAR COMPATIBILITY**

All data and clock inputs plus applicable outputs will interface directly or nearly directly with bipolar circuits of suitable characteristics. In any event use 1 amp fuses in all power supply and data lines.

#### **INPUT PROTECTION**

All terminals are provided with slip-on latex protectors for the prevention of Voltage Destruction. (PILL packaged devices do not require protection).

#### **SILICON PACKAGING**

Low cost silicon DIP packaging is implemented and reliability is assured by the use of a non-hermetic sealing technique which prevents the entrapment of harmful ions, but which allows the free exchange of friendly ions.

#### **SPECIAL FEATURES**

Because of the employment of the Signetics' proprietary Sanderson-Rabbet Channel the 25120 will provide 50% higher speed than you will obtain.

#### **COOLING**

The 25120 is easily cooled by employment of a six-foot
# Memory Segments





Typical memory layout for a program with a 32-bit address space.

# $\left( \frac{\text{Gi}}{\text{B}} \right) / \text{Ti} \text{B} \left( \frac{2^{30}}{2^{40}} \right)$





### Virtual Memory **Defect Drop**





## Virtual Memory Deff Drobman











## Am2505 Multiplier



#### Bit-slice 1971-80

**Four-Bit by Two-Bit 2's Complement Multiplier Advanced Micro Devices Complex Digital Integrated Circuits** 



#### **Distinctive Characteristics:**

SN 7437 N

步 18

- Provides 2's complement multiplication at high speed without correction.
- Can be used in an iterative scheme or time sequenced mode.
- · Multiplies two 12-bit signed numbers in typically 200<sub>ns</sub>.

#### **FUNCTIONAL DESCRIPTION:**

The Am2505 is a high-speed digital multiplier that can multiply numbers represented in the 2's complement notation and produce a 2's complement product without correction. The device consists of a 4x2 multiplier that can be connected to form iterative arrays able to multiply numbers either directly, or in a time sequenced arrangement. The device assumes that the most significant digit in a word carries a negative weight, and can therefore be used in arrays where the multiplicand and multiplier have dif-<br>ferent word lengths. The multiplier uses the <u>quaternary algorithm</u> and per-<br>forms the function  $S = XY + K$  where K is the linput field used to add p tial products generated in the array. At the beginning of the array the K inputs are available to add a signed constant to the least significant part of the product. Multiplication of an m bit number by an n bit number in<br>an array results in a product having m+n bits so that all possible com-<br>binations of product are accounted for. If a conventional 2's complement<br>produ conditions can be detected by comparing the last two product digits.<br>Figure 2 shows how multipliers are connected together in an array. A

Figure 2 shows diagrams.<br>
The connection schemes are possible. Figure 4 shows diagrams-<br>
ically the connection schemes are possible. Figure 4 shows diagrams-<br>
ically the connection scheme that results in the fastest multip

reinterpreting the active level of the input operands, the product, and a polarity control P. For a more complete description and applications the user is referred to the Am2505 Application Note.

- Multiplies in active HIGH (positive logic) or active LOW (negative logic) representations.
- Easy correction for unsigned, sign-magnitude or 1's complement multiplication.
- 100% reliability assurance testing in compliance with **MIL STD 883.**



# Am2505 Multiplier DESISOF





## Am2900 Family Deff Drobman Am2900



Bit-slice 1975-85

AMD 2901 bit-slice processor family includes 2901 and 2903 4-bit microprocessors slices, 2909 and 2911 microprogram sequencers, 2910 microprogram controller and other support chips. The 2901 processor consists of 16 4-bit registers, 4-bit ALU and associated decoding/multiplexing circuits. The ALU accepts 9-bit microinstructions that specify source operands, ALU function and the destination register. The 2901 ALU can perform 8 different functions (they are encoded into 3 bits within the microinstruction): addition, subtraction and logic operations. Multiple 2901 bit-slice processors could be combined together to build microprocessors with any data width (in 4 bits increments).

Enhanced version of 2901, AMD 2903 has 9 new special ALU functions used for implementation of multiplication, division and normalization operations. The number of arithmetic and logic ALU functions in 2903 was increased to 15.





## Am2900 Family



#### Members of the Am2900 family [edit]

The Am2900 Family Data Book lists:[22]

- Am2901 4-bit bit-slice ALU (1975)
- Am2902 Look-Ahead Carry Generator
- Am2903 4-bit-slice ALU, with hardware multiply
- Am2904 Status and Shift Control Unit
- Am2905 Bus Transceiver
- Am2906 Bus Transceiver with Parity
- Am2907 Bus Transceiver with Parity
- Am2908 Bus Transceiver with Parity
- Am2909 4-bit-slice address sequencer
- Am2910 12-bit address sequencer
- Am2911 4-bit-slice address sequencer
- Am2912 Bus Transceiver
- Am2913 Priority Interrupt Expander
- Am2914 Priority Interrupt Controller
- Am2915 Quad 3-State Bus Transceiver
- Am2916 Quad 3-State Bus Transceiver
- Am2917 Quad 3-State Bus Transceiver
- Am2918 Instruction Register, Quad D Register
- Am2919 Instruction Register, Quad Register
- Am2920 Octal D-Type Flip-Flop
- $\bullet$  Am2921 1-to-8 Decoder
- Am2922 8-Input Multiplexer (MUX)
- $\bullet$  Am2923 8-Input MUX
- Am2924 3-Line to 8-Line Decoder
- Am2925 System Clock Generator and Driver
- Am2926 Schottky 3-State Quad Bus Driver
- Am2927/Am2928 Quad 3-State Bus Transceiver
- Am2929 Schottky 3-State Quad Bus Driver
- Am2930 Main Memory Program Control
- Am2932 Main Memory Program Control
- Am2940 Direct Memory Addressing (DMA) Generator
- Am2942 Programmable Timer/Counter/DMA Generator
- Am2946/Am2947 Octal 3-State Bidirectional Bus Transceiver

Bit-slice

1975-85

- Am2948/Am2949 Octal 3-State Bidirectional Bus Transceiver
- Am2950/Am2951 8-bit Bidirectional I/O Ports
- Am2954/Am2955 Octal Registers
- Am2956/Am2957 Octal Latches
- Am2958/Am2959 Octal Buffers/Line Drivers/Line Receivers
- Am2960 Cascadable 16-bit Error Detection and Correction Unit
- Am2961/Am2962 4-bit Error Correction Multiple Bus Buffers
- Am2964 Dynamic Memory Controller
- Am2965/Am2966 Octal Dynamic Memory Driver

# 2901 Block Diagram **Diagram**



**DR JEFF** 





 $P_1$   $O_1$ 

 $P_2$   $Q_2$ 

Am2902

 $c_{\rm max}$ 

 $P_3$   $Q_3$ 

**MPR-018** 

 $c_{\alpha\star x}$ 

 $P_0$   $Q_0$ 

 $c_{n+1}$ 

# **2901 Chip Drawing SOFTWARE**





### 2901-A-B Die





### Am2901/3 4-bit MPU



Bit-slice 1975-85



# Am29116 16-bit MPU



Bit-slice 1985-88



# $\text{Section}$



# Debug & Test

## Jeff Drobman ICE Debugger ©2016-23



called setting a breakpoint in the code. The debugger could show the contents of the registers and then we could tell the debugger to jump back into the loop function and continue execution of our program.



Figure 3: Wiring diagram for connecting an ESP32-PROG (left) to a DOIT ESP32 (right)

### Jeff Drobman ICE Debugger ©2016-23





Figure 1: An ESP32-PROG (on the right) connected to a DOIT ESP32 device using direct connection to the JTAG pins

# ICE Debugger **Debugger**

ARMv7







# Additional Material <sup>DSJ</sup>SOF







### **Enter JTAG**

As the power and complexity of microprocessors grew, it became harder to make bond-outs to expose all the internal signals that make hardware debugging possible. To address this, manufacturers formed a Joint Tag Action Group (JTAG) to define standards by which a device can expose its internal state using just a few pins.

Many circuit boards have pins labelled JTAG which are used during manufacture and testing. Sometimes these pins can also be used for hardware debugging. Not all processors support hardware debugging connections. The ATmega328P processor used in the Arduino Uno cannot be debugged in this way. However, the ESP32 does provide these connections. Some of the general-purpose input/output (GPIO) pins on an ESP32 can be used as JTAG connectors. To debug code running in hardware, you'll need some way of connecting your development computer to the JTAG signals on the target device. Espressif (the same company that makes the ESP32) produces a great device for this. It is called the ESP32-PROG.



Wikipedia

### Boundary scan

From Wikipedia, the free encyclopedia (Redirected from JTAG boundary scan)

Boundary scan is a method for testing interconnects (wire lines) on printed circuit boards or sub-blocks inside an integrated circuit. Boundary scan is also widely used as a debugging method to watch integrated circuit pin states, measure voltage, or analyze sub-blocks inside an integrated circuit.

**JTAG** 

The Joint Test Action Group (JTAG) developed a specification for boundary scan testing that was standardized in 1990 as the IEEE Std. 1149.1-1990. In 1994, a supplement that contains a description of the Boundary Scan Description Language (BSDL) was added which describes the boundary-scan logic content of IEEE Std 1149.1 compliant devices. Since then, this standard has been adopted by electronic device companies all over the world. Boundary scan is now mostly synonymous with JTAG.<sup>[1][2]</sup>

#### Debugging  $[$  edit  $]$

The boundary scan architecture also provides functionality which helps developers and engineers during development stages of an embedded system. A JTAG Test Access Port (TAP) can be turned into a low-speed logic analyzer.

#### $History$  [edit]

James B. Angell at Stanford University proposed serial testing.<sup>[4]</sup>

IBM developed level-sensitive scan design (LSSD).<sup>[5][6]</sup>





## **JTAG**



Wikipedia

On-chip infrastructure [edit]

To provide the boundary scan capability, IC vendors add additional logic to each of their devices, including scan cells for each of the external traces. These cells are then connected together to form the external boundary scan shift register (BSR), and combined with JTAG Test Access Port (TAP) controller support comprising four (or sometimes more) additional pins plus control circuitry.

Some TAP controllers support scan chains between on-chip logical design blocks, with JTAG instructions which operate on those internal scan chains instead of the BSR. This can allow those integrated components to be tested as if they were separate chips on a board. On-chip debugging solutions are heavy users of such internal scan chains.

These designs are part of most Verilog or VHDL libraries. Overhead for this additional logic is minimal, and generally is well worth the price to enable efficient testing at the board level.

For normal operation, the added boundary scan latch cells are set so that they have no effect on the circuit, and are therefore effectively invisible. However, when the circuit is set into a test mode, the latches enable a data stream to be shifted from one latch into the next. Once a complete data word has been shifted into the circuit under test, it can be latched into place so it drives external signals. Shifting the word also generally returns the input values from the signals configured as inputs.

#### Test mechanism [edit]

As the cells can be used to force data into the board, they can set up test conditions. The relevant states can then be fed back into the test system by clocking the data word back so that it can be analyzed.

By adopting this technique, it is possible for a test system to gain test access to a board. As most of today's boards are very densely populated with components and tracks, it is very difficult for test systems to physically access the relevant areas of the board to enable them to test the board. Boundary scan makes access possible without always needing physical probes.

In modern chip and board design, Design For Test is a significant issue, and one common design artifact is a set of boundary scan test vectors, possibly delivered in Serial Vector Format (SVF) or a similar interchange format.

### $JTAG$  Deff Drobman Deff Drobman  $\overline{O(2016-23)}$



Wikipedia

#### JTAG test operations [edit]

Devices communicate to the world via a set of input and output pins. By themselves, these pins provide limited visibility into the workings of the device. However, devices that support boundary scan contain a shift-register cell for each signal pin of the device. These registers are connected in a dedicated path around the device's boundary (hence the name). The path creates a virtual access capability that circumvents the normal inputs and provides direct control of the device and detailed visibility at its outputs.<sup>[3]</sup> The contents of the boundary scan are usually described by the manufacturer using a part-specific BSDL file.

Among other things, a BSDL file will describe each digital signal exposed through pin or ball (depending on the chip packaging) exposed in the boundary scan, as part of its definition of the Boundary Scan Register (BSR). A description for two balls might look like this:



That shows two balls on a mid-size chip (the boundary scan includes about 620 such lines, in a 361-ball BGA package), each of which has three components in the BSR: a control configuring the ball (as input, output, what drive level, pullups, pulldowns, and so on); one type of output signal; and one type of input signal.

There are JTAG instructions to SAMPLE the data in that boundary scan register, or PRELOAD it with values.

During testing, I/O signals enter and leave the chip through the boundary-scan cells. Testing involves a number of test vectors, each of which drives some signals and then verifies that the responses are as expected. The boundary-scan cells can be configured to support external testing for interconnection between chips (EXTEST instruction) or internal testing for logic within the chip (INTEST instruction).

# **JEDEC (EIA)**





### **GRAPHICS DOUBLE DATA RATE 6 (GDDR6) SGRAM STANDARD**

#### **JESD250B**

Published: Nov 2018

This document defines the Graphics Double Data Rate 6 (GDDR6) Synchronous Graphics Random Access Memory (SGRAM) specification, including features, functionality, package, and pin assignments. The purpose of this Specification is to define the minimum set of requirements for 8 Gb through 16 Gb x16 dual channel GDDR6 SGRAM devices. System designs based on the required aspects of this standard will be supported by all GDDR6 SGRAM vendors providing compatible devices. Some aspects of the GDDR6 standard such as AC timings and capacitance values were not standardized. Some features are optional and therefore may vary among vendors. In all cases, vendor data sheets should be consulted for specifics. This document was created based on some aspects of the GDDR5 Standard (JESD212). Item 1836.99D.

# $JEDEC (EIA)$



### **JEDEC History**

In 1924, the Radio Manufacturers Association (which later became the Electronic Industries Association) was established. In 1944, the Radio Manufacturers Association and the National Electronic Manufacturers Association established the Joint Electron Tube Engineering Council (JETEC), which was responsible for assigning and coordinating type numbers of electron tubes. As the radio industry expanded into the emerging field of electronics, various divisions of the EIA, including JETEC, began to function as semi-independent membership groups. The Council expanded its scope to include solid state devices, and by 1958 the organization was renamed the Joint Electron Device Engineering Council (JEDEC) – one council for tubes and one for semiconductors.



JEDEC initially functioned within the engineering department of EIA where its primary activity was to develop and assign part numbers to devices. Over the next 50 years, JEDEC's work expanded into developing test methods and product standards that proved vital to the development of the semiconductor industry. Among the landmark standards that have come from JEDEC committees are:

# JEDEC (EIA)





### **Why JEDEC Standards Matter**

JEDEC committees develop open standards, which are the basic building blocks of the digital economy and form the bedrock on which healthy, high-volume markets are built. For example, JEDEC semiconductor memory standards - from dynamic RAM chips and memory modules to DDR synchronous DRAM and flash components - have enabled huge markets in PCs, servers, digital cameras, MP3 players, smart phones, automotive and HDTV, to name just a few.

Standards enable innovation, serving to commoditize components by lowering their prices while maintaining quality and reliability. This leads suppliers to compete more vigorously on innovative features and gives buyers more variety and a broader selection. The end result is a much larger market than proprietary products could foster, which means more potential sales and revenue.

Standards allow companies to invest more strategically in R&D rather than inventing everything from scratch. Once common form factors are set, companies can base their designs on standards and focus on innovation.